

Europäisches Patentamt European Patent Office

Office européen des brevets



(11) EP 0 645 028 B1

(12)

EUROPEAN PATENT SPECIFICATION

- (45) Date of publication and mention of the grant of the patent: 29.12.1997 Bulletin 1997/52
- (21) Application number: 93914299.8
- (22) Date of filing: 01.06.1993

- (51) Int Cl.6: G05B 19/418, G06F 1/00
 - (86) International application number: PCT/US93/05208
 - (87) International publication number:WO 93/25948 (23.12.1993 Gazette 1993/30)

(54) SECURE FRONT END COMMUNICATION SYSTEM AND METHOD FOR PROCESS CONTROL COMPUTERS

SICHERES FRONTENDVERBINDUNGSSYSTEM UND VERFAHREN FUR PROZESSSTEUERUNGSRECHNER

PROCEDE ET SYSTEME DE COMMUNICATION FRONTALE PROTEGEE POUR ORDINATEURS INDUSTRIELS

- (84) Designated Contracting States:
 BE DE ES FR GB IT NL
- (30) Priority: 12.06.1992 US 898923
- (43) Date of publication of application: 29.03.1995 Bulletin 1995/13
- (60) Divisional application: 97109414.9
- (73) Proprietors:
 - THE DOW CHEMICAL COMPANY Midland, Michigan 48674 (US)
 - DOW BENELUX N.V. 4542 NM Hoek (NL)
- (72) Inventors:
 - DE BRUIJN, Ronny, P. NL-4566 AV. St. Jansteen (NL)
 - VAN WEELE, Leonardus, Arie NL-4535 GE Terneuzen (NL)
 - VERBOVEN, Marc, Louis, Karel B-9810 Nazareth (BE)

- VERMEIRE, Roger, E.
 NL-4532 KJ Terneuzen (NL)
- SCHULZE, Oscar, E.
 Midland, ml 48642 (US)
- BELL, Brian, G.
 Midland, MI 48642 (US)
- SCHULTZ, Dale, H.
 Midland, MI 48640 (US)
- (74) Representative:

Prechtel, Jörg, Dipl.-Phys. Dr. et al Patentanwälte H. Weickmann, Dr. K. Fincke F.A. Weickmann, B. Huber Dr. H. Liska, Dr. J. Prechtel, Dr. B. Böhm Postfach 86 08 20 81635 München (DE)

(56) References cited:

EP-A- 0 454 263 DE-A- 4 132 100 US-A- 4 779 224 US-A- 4 882 752 US-A- 4 956 769 US-A- 4 958 270 US-A- 5 056 140

EP 0 645 028 I

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

10

20

25

35

40

45

50

55

The present invention relates to a method of providing secure communications between a plurality of computers on a network on the basis of an acceptable response to the transmission of an unpredictable signal from one of said computers. The present invention further relates to a secure front end communication system for at least one process control computer which controls the operation of a physical process, including a computer network for enabling communication between a plurality of computers, and at least one computer entity connected to said computer network.

Such a method and such a secure front end communication system are of high relevance, for instance, in chemical manufacturing plants or other relatively large processing plants, as will be understood from the following description of the general background of the invention.

In chemical manufacturing plants and other relatively large processing plants, a network of control computers and operator workstations may be needed to achieve automated control of an ongoing physical process in the plant. For example, the Jones et. al U.S. Patent No. 4,663,704, issued on May 5, 1987, shows a distributed processing system for a plant in which a single data highway connects all the various input/output terminals, data acquisition stations, control devices, record keeping devices and so forth. Similarly, the Henzel U.S. Patent No. 4,607,256, issued on August 19, 1986, shows a plant management system which utilizes a plant control bus for the purpose of transmitting data to physical computer modules on the network.

In some of these process control computer networks, redundant process control computers are employed to enhance the reliability of the plant control and monitoring system. For example, the Fiebig et. al U.S. Patent No. 5,008,805, issued on April 16, 1991, shows a networked control system which includes a "hot standby" redundant processor that synchronously processes a control schedule table for comparison with control messages from a sender processor that are transmitted on the network. The redundant listener processor maintains a duplicate configuration in its memory ready to take over control of the system in the event of a failure of the sender processor. As another example, the McLaughlin et. al U.S. Patent No. 4,958,270, issued on September 18, 1990, shows a networked control system which employs a primary controller and a secondary controller. In order to maintain consistency between the primary data base and a secondary image of the data base, only predetermined areas changed are updated as a way of increasing the efficiency of the update function. Similarly, the Slater U.S. Patent No. 4,872,106, issued on October 3, 1989, shows a networked control system which employs a primary data processor and a back- up data processor. Normally, the back-up processor will be in a back-up mode of operation, and it will not operate to exercise control over the input/ output devices or receive data concerning the states of the input/output devices. Accordingly, control over the input/ output devices is exclusively carried out by the primary processor. However, the primary processor periodically transfers status data relating to its operation in the control of the input/output devices to the back-up data processor via a dual ported memory connected between the two processors.

In contrast with the above networked control systems, another control technique for redundant process control computers exists in which both of the process control computers operate on input data and issue control commands to the same output devices. This type of control technique may be referred to as active redundancy, because each of the redundant process control computers operate independently and concurrently on common input data. A discussion of this type of control technique may be found in the WO 93/20488, entitled "Process Control Interface System Having Triply Redundant Remote Field Units".

The use of active redundancy as a control technique presents a difficult problem in terms of communication with the plant computer network, as each actively redundant process control computer will receive a set of input values and each of these process control computers will generate a set of output values. In the case where the actively redundant process control computers arbitrate or resolve some or all of the input and/or output values, to the extent that differences do exist, then multiple sets of input and output values could be created. For example, a set of pre-arbitration and postarbitration input data values could potentially be available from each of the actively redundant process control computers. Accordingly, it would be desirable to enable some or all of these data sets to be matched up and analyzed by another computer on the plant network without interfering with or slowing down the operation of the actively redundant process control computers. For this purpose, a method of providing secure communication and a secure front end communication system as defined above can be used to advantage.

The US-A-5,056,140 (document D1) discloses a method of providing secure communications between a plurality of computers on a network according to the preamble of claim 1 (identifying the host computer and the remote user stations to which this document refers as the plurality of computers). More specifically, when a remote user station has given an acceptable response to the transmission of an unpredictable signal from the host computer, the connection between the host computer and the remote station is maintained. There is no disclosure of any time limitation of this communication connection.

Also, EP-A-0 454 263 (document D2) discloses such a method. If a peripheral computer has given an acceptable response to the transmission of an unpredictable signal, it is given access to the main computer. After the access has been effected, certain interim security checks take place, directed to a verification whether the main computer is still

connected to the peripheral computer. To effect this security check, the data traffic is interrupted occasionally (col. 3, ls. 39-42). The meaning of this data traffic interruption is not clear; one has to assume that only the data traffic and not the communication link is interrupted to check whether the peripheral computer is still present. Upon interruption of the data traffic, the peripheral computer probably has to request a continuation of the data traffic. There is no disclosure that a further authorization process has to take place before the confirmation of data traffic. There is also no teaching of any time limitation for the access of the peripheral computer to the main computer.

US-4, 779, 224 (document D3) also discloses a method according to the preamble of claim 1. Identifying the computer and the user terminals to which this document refers as the plurality of computers on a network, a user terminal having given an acceptable response to the transmission of an unpredictable signal, is connected to the computer without time limitation. A disconnection of the terminal is effected by the terminal upon completion of its communication. This disconnection is detected by a base-verifying unit associated to the computer, said base-verifying unit being ready for a new communication connection after this detection.

10

20

25

50

The US-4,882,752 (document D4) discloses a method of providing secure communication between a plurality of computers on a network (identifying the central computer and the remote terminals to which this document refers as the plurality of computers) based on codes which have to be sent to the central computer by the remote terminals upon request by the central computer. Each remote terminal is assigned a unique identification code and a unique synccode, these codes being fixed and therefore do not constitute an acceptable response to the transmission of an unpredictable signal (as claimed). After a data communication has been established, the authorization of a remote terminal can be periodically tested by requesting the sync-code from the terminal. If the terminal does not respond properly the communications - being not time limited per se - can be terminated (col.10, Is.54-62).

The U.S. 4,958,270 discloses a process control system in which the plant control network is directly connected with the process control computers (controllers). In this document no security measures are disclosed. The same applies to the process control system disclosed in DE-OS 41 32 100, which does not even have any computer network to which the process control computer (programmierbares Steuerwerk) is connected.

Although the methods of providing secure communications between a plurality of computers as disclosed in documents D1-D4, provide a high security level against unauthorized access to a computer, this level is not high enough for certain applications, ranging for example from military and government security over multi-billion dollar banking transactions to process controlling of large chemical plants. This is particularly the case in view of the rising computer skills of those persons ("hacker") who may attempt to have unauthorized access to a computer system to demonstrate their computer skills or for personal gain or other advantage. There has always been a competition between the security measures used by those trying to obtain unauthorized access to computer systems.

It is therefore an object of the present invention to offer a method of providing secure communications between a plurality of computers according to the preamble part of claim 1 which not only provides an extremely high level of security for granting access to a computer, but also maintains this extremely high security level after the communication linkage giving access has been established.

This object is achieved by the method comprising the features of claim 1. Contrary to the methods disclosed in the cited documents, where access to the computer is given without time limitation and only a certain checking takes place (documents D2 and D4) after the communication linkage has been established according to the invention, only time limited communication contracts between first and second computers on said network are established. To keep the communication linkage established, a new time limited communication contract has to be established before the former communication contract expires. The requirements for establishing a new time limited communication contract are the same as for establishing the old time limited communication contract (i.e. with new unpredictable signal and new corresponding acceptable response).

Due to the inherent time limitation of the communication contract, there is no need for security checks after a communication link has been established. If according to the methods of the prior art, a security check does not take place, for instance due to a technical failure, or if such a security check is overcome for instance by any unauthorized manipulation, the communication linkage will continue without time limitation. According to the present invention, however, this cannot happen since the communication linkage is time limited so that the communication linkage is automatically interrupted after the expiration of the current contract, if due to any circumstances no new contract is established in time. This leads to a considerably higher security degree.

An improvement of the claimed method is achieved by the method of claim 7. Providing different encryption algorithms for different versions of the application program running on said first computer safeguards that the software on the first and second computers will be closely coordinated with each other. This is in particular of utmost importance in case the designated type of signal communication includes an instruction from said second computer to said first computer commanding a modificacion of at least one process control variable as specified by claim 8. Since the meaning of process control variables can change from one software version to the other, it is of utmost importance that no variable is changed inadvertently. This object is achieved by the method of claim 7. Additionally, a change of the encryption algorithm, if a new software version is installed in said first computer, also enhances the security with respect

to unauthorized access to the first computer. In view of today's computing capacities, it is not altogether impossible to discover the used encryption algorithm by monitoring the communication between the respective computers. Changing the algorithm reduces the danger of the algorithm to be discovered. This measure also safeguards that certain computers which have been authorized to obtain communication contracts can be excluded from future establishing of communication contracts for some reasons.

A further improvement, leading to even higher security, is achieved according to claims 12-15. According to the state of the art (documents D1 to D4) the authorization procedure is initiated by the computers (second computers) which request access to a first computer. Upon this initiation the first computer transmits an unpredictable signal to said second computers which have to give an acceptable response (documents D1-D3) or the first computer requests an identification code from the second computer (document D4).

According to the invention as defined by claim 12, only the first computer can initiate the establishment of a time limited communication contract. The second computers have to wait until a contract offer is made to them. Therefore, the establishing of an unauthorized communication linkage is rendered much more difficult.

According to claims 13 and 14, contract offers are made only to second computers which are identified in a security table as having a corresponding authorization. Said authorization is disabled, if the response of said second computer to the transmission of said unpredictable signal is not acceptable or if said second computer does not respond to a predetermined number of successive contract offers within a respective timeout period. These measures render it much more difficult to obtain unauthorized access to said first computer, since any interferences with said second computers which lead to an unacceptable response, or which prevent that a predetermined number of successive contract offers is answered acceptably in time, will be followed by disabling the respective second computer, so that said second computer will obtain no further contract offers. Preferably, the security table is installed in said first computer as specified in claim 15. To alter the security table, it is necessary to interfere with the security server and to re-initialize the first computer. It appears to be nearly impossible that this could be effected by an unauthorized person if appropriate security measures with respect to the computing facilities are taken.

The implementation of the method of claim 1 and subclaims 2 to 15, respectively, is achieved by the secure front end communication system as defined in claim 16 and subclaims 17 to 33, respectively. For the implementation of the method at least one front end computer is provided which is connected between at least one process control computer and a computer network. Said at least one front end computer has means for establishing time limited communication contracts as specified in claim 16. As discussed in connection with the method of this invention, an extremely high security level is achieved, permitting only authorized access to the at least one process control computer via the computer network.

An example of an embodiment of the present invention will be explained in the following on the basis of Figures 1 to 11.

Figure 1 is a block diagram of an intelligent front-end communication system for a plurality of actively redundant process control computers which utilizes a stealth interface.

Figures 2A and 2B provide a diagrammatic representation of the data tables stored in in time aligned reflective memory buffer and the Correlate buffer shown in Figure 1.

Figure 3 is a block diagram of the stealth interface shown in Figure 1.

15

20

25

30

40

45

50

55

Figures 4A and 4B comprise a schematic diagram of the stealth interface of Figures 1 and 2.

Figures 5A and 5B illustrate two timing diagrams for the stealth interface.

Figures 6A-6E comprise a set of flow charts illustrating particular aspects of the security and validation methods according to the present invention.

Figure 7 is a block diagram of the application software for the front end computers shown in Figure 1.

Figure 8 is a diagrammatic illustration of the configuration for the front end computers.

Figure 9 is a a diagrammatic illustration of the relationship between the reflective memory buffers in the front end computers, the transfer map in the IFS circuit and the data memory in the process control computers.

Figure 10 is a block diagram of the IFS circuit shown in Figure 1.

Figure 11 is a block diagram of the IFQ circuit shown in Figure 1.

In the following, the secure (intelligent) front end communication system according to the invention implementing the method of providing secure communication according to the invention is explained in the context of a process control system having a pair of actively redundant process control computers 12a-12b, which are connected via two so-called "stealth interfaces" 16a-16b and two so-called "front end computers" 18a-18b of the secure front end communication system with a computer network (plant/local area network) 20. Connected to the computer network or plant/local area network are a plurality of computer entities, of which in Figure a security server 68, two operator work stations 70, 72, a process information computer 74, a control room data manager computer 76, and a down-load assistant 78 are shown. The purpose of these computer entities will become clear in the following.

Before explaining the secure front end communication system of the present embodiment in detail, a brief overview of the process control system as a whole, in particular with respect to the communication between the front end com-

puters and the process control computers, is given, so as to more clearly point out the benefits achieved by the secure front end communication system according to the present invention.

Referring to Figure 1, a block diagram is shown of the intelligent front-end communication system 10 which is coupled to the pair of actively redundant process control computers 12a-12b. Each of the process control computers 12a-12b receive common input data from field computer units (not shown) or other suitable field instrumentation. In this regard, the WO 93/20488 referenced above, describes in detail the communication and control links between a pair of actively redundant process control computers, such as process control computers 12a-12b, and the input/output devices directly associated with the physical process being controlled.

While the redundancy of two actively operating process control computers has certain fault tolerance advantages over a single decision making process control computer, it should be understood that the principles of the present invention are not limited to any particular configuration of process control computers. Thus, for example, it may be desirable to employ three process control computers in the place of the two process control computers 12a- 12b shown in Figure 1 under the appropriate circumstances.

10

20

30

35

40

50

In the present embodiment, the process control computers 12a-12b preferably operate concurrently on all of the signals transmitted from one or more field computer units. In other words, each of the process control computers 12a-12b are capable of making independent decisions based upon the data received by these redundant computers from the field. The decisions made by the process control computers 12a-12b determine the output signal values which are ultimately directed to specific output devices (for example, valves, pump motors and reactor heaters) by the appropriate field computer units. While the output signal values are preferably reconciled at least to some extent between the two actively redundant process control computers 12a-12b before the transmission of these signals to the field, it should be understood that two independent sets of output signal values could be communicated to the field computer units. In this regard, the input values received from a field computer unit could be arbitrated, which should make it unnecessary to reconcile or arbitrate output values. This is because both of the process control computers 12a-12b would then be working with the same process control program and operating on the same set of arbitrated input values.

As an example of a preferred form of possible value reconciliation, corresponding input value tables in each of the process control computers 12a-12b could be compared during a preset time period, and one of the values could be chosen for each input value signal to be subjected to the process control program. This selection of input values could be made on a suitable criteria to the process being controlled, such as the use of the value determined by the Left process control computer 12a when the value determined by the Right process control computer 12b is within a certain predetermined percentage limit (for example, 2.5%). Otherwise, the distinct input values of both the Left and Right process control computers could each be employed when these values are found to be outside the predetermined percentage limit. Alternatively, the selection of different input/output values from the Left and Right process control computers could be made on the basis of a software implemented preference. Thus, for example, under certain process conditions, it may be considered more appropriate to select either the high or low value, regardless of whether the value was determined by the Left or Right process control computer.

To facilitate this arbitration or reconciliation process, a parallel communication link 14 is provided between the process control computers 12a-12b. Parallel communication link 14 is referred to as the "major" link, as it permits a direct transfer of data and timing signals between the process control computers. It should also be noted that the Left process control computer 12a is labeled "fox", while the Right process control computer 12b is labeled "dog". These are logical designations for alternative operating modes of the process control computers 12a-12b.

While each of the process control computers 12a-12b make independent decisions, which may be subject to arbitration, the process control computer currently in the fox mode has the ability to force the process control computer in the dog mode to move to a subsequent step in a programmed sequence in order to keep the cooperative efforts of the two process control computers in relative synchronization. Additionally, the process control computer in the fox mode will transmit a timing signal to the process control computer in the dog mode at the beginning of its process control program cycle (for example, a one second period), so that the process control computer in the dog mode will know to begin a new process control program cycle as well. As the process control computers 12a-12b operate under their own clock oscillators, the detection and interpretation of this program cycle timing signal by the process control computer in the dog mode will help to periodically keep these process control computers in relative synchronization. However, it should be appreciated that the program cycle of the process control computer in the dog mode will typically follow the program cycle of the process control computer in the fox mode by the period of time it takes to transmit and then detect the program cycle timing signal (for example, 20-microseconds to 20-milliseconds).

In the event that process control computers 12a-12b are temporarily not able to communicate over the major link 14, each of these process control computers will continue their operations in a mode which assumes that they are operating alone, in this mode of operation, it should be appreciated that the program cycles of the process control computers 12a-12b may gradually drift apart in time relative to each other. Nevertheless, as will be seen from the discussion below, the front end communication system 10 is designed to enable data received from the process control computers 12a-12b to be time aligned for real-time analysis.

As illustrated in Figure 1, each of the process control computers 12a- 12b includes a stealth interface, which is very useful in the context of the present invention. In particular, process control computer 12a includes stealth interface circuit 16a, while process control computer 12b includes stealth interface circuit 16b. As the stealth interface circuits 16a-16b comprise identical circuits, these stealth interface circuits are sometimes referred to generally herein as stealth interface circuit 16. Due to the redundant nature of the front end communication system 10, a general reference number will also be used for other duplicative components in the system.

The stealth interface 16 provides transparent data transfers between the process control computer to which it is connected and external communication devices. In this regard, the data transfers are transparent to the process control computer 12 in that the operation of the process control computer is not delayed or otherwise adversely affected by a transfer of its data to one or more external communication devices. The stealth interface 16 also enables the transfer of messages from an external communication device without affecting the operation of the process control computer 12. The primary example of such an external communication device is shown in Figure 1 to be comprised of a pair of redundant front end computers 18a-18b. The front end computers 18a-18b are redundant, because communication paths are provided for enabling each of these front end computers to exchange data and messages with both of the stealth interface circuits 16a-16b.

10

20

30

35

45

50

55

Each of the front end computers 18a-18b provide a highly intelligent interface between the stealth interface circuits 16a-16b and a plant/local area network, which is generally designated by reference numeral 20. However, since each of the redundant front end computers 18a-18b are capable of communicating with each of the stealth interface circuits 16a-16b, it should be appreciated that this redundancy is not required, and that a single front end computer could be utilized in the appropriate application. Additionally, as will be more apparent from the discussion below, each of the stealth interface circuits are capable of exchanging data and messages with other external communication devices, as well as the front end computers 18a-18b.

As illustrated in Figure 1, the stealth interface circuit 16 features a dual-ported memory " DPM" 22 which resides on the bus structure of the process control computer 12. Indeed, in the embodiment disclosed herein, the dual-ported memory 22 provides the primary or only data memory for the process control computer 12. Thus the stealth interface circuit 16 will selectively grant external devices direct access to the data memory of the process control computer itself. The dual-ported memory 22 includes an internal port which is connected to the bus structure of the process control computer 12 and an external port, which is sometimes referred to herein as the stealth port. While the dual-ported memory 22 could be configured to provide additional ports, the dual-ported memory preferably includes an arbitration circuit which enables a plurality of external communication devices to have alternative access to the stealth port. In other words, only one external device will be able to use the data and address lines of the stealth port at any given time when access to the dual-ported memory is permitted through the stealth port, even though more than one external device may ultimately be coupled to the data and address lines of the stealth port. In the present embodiment, the stealth interface arbitration circuit employs a first-come, first-serve approach to granting access rights.

However this arbitration circuit operates only on the stealth port. There is no arbitration per se between the internal and external ports of the stealth interface circuit 16. Rather, access to the dual-ported memory 22 from the external/stealth port is available only during those times when the process control computer 12 cannot access the dual-ported memory. More specifically, the machine cycle of the process control computer 12 is utilized to control access to the dual-ported memory 16. As is well known, the central process unit of any computer must fetch and decode one or more programmed instructions in order to operate on one or more data words. In computers based upon the von Neumann architecture, it typically takes several computer clock cycles to fetch, decode and execute an instruction. However, in the present embodiment, the process control computer 12 is based on the Harvard architecture, which permits both an op-code instruction and the operand data for this instruction to be fetched in the same clock cycle. This is because a computer based upon the Harvard architecture includes physically separate instruction and data stores, and each of these stores have their own address and data lines to the central processing unit. Thus, during the portion of the clock cycle for the process control computer 12 that is devoted to fetching and decoding an instruction, the dual-ported data memory 22 may be accessed from the stealth port. Then, during the portion of the clock cycle for the process control computer will have access to the dual-ported data memory 22 from the internal port.

The stealth interface circuit 16 watches for a specific transition in the memory clock signal of the process control computer 12 in order to determine when the stealth port may have access to the dual-ported data memory 16. In this regard, it should be understood that the process control computer itself is not affected by this external access, as external access is permitted by the stealth interface circuit 16 only during those time periods when the process control computer 12 will not need to access the dual-ported data memory 22. Indeed, the process control computer 12 does not even have to know that externally generated read/write activity is actually occurring with respect to its data store. Nevertheless, an important distinction is made between the ability to "read" from the dual-ported data memory 22 and the ability to "write" to the dual-ported data memory, as far as the stealth port is concerned. While it may be desirable to enable an external communication device to read each and every memory location in the dual-ported data memory

22, this may not be true with respect to the ability of an external device to write to memory locations in the dual-ported memory. In this regard, the dual-ported data memory 22 will store not only dynamic data associated with the physical process being controlled, but it may also store other process control variables, such as analog and digital constants.

Accordingly, the dual-ported memory 22 includes two "logical" memory sections, namely variable section 24 and mailbox section 26. These memory sections are logically distinct, because they are treated separately, even though they may both reside in the same physical memory circuit chip or chip set. In the present embodiment, the mailbox section 26 is comprised of a set of 256 memory word locations (16 bits each) in the dual-ported data memory 22, and the variable section 24 is comprised of the remaining memory locations in the dual-ported data memory 22 (for example, a block of 64k memory word locations). The variable section 24 may also include a message area for holding system messages from the process control computer 12 to the front end computer 18. The mailbox section 26 is used to provide a specific region in memory for storing messages from external devices, such as the front end computers 18a-18b. In this regard, it should be appreciated that the memory locations of the mailbox section 26 do not need to be physically contiguous. While the mailbox section 26 may be configured to hold more than one message at any one time, depending upon the message transmission protocol employed, the mailbox section need only be large enough to hold one complete message. These messages may be as simple as an external request for the process control computer 12 to gather and transmit health/status data from a remote field computer unit that it may obtain less frequently. A message may also include a command to change a particular variable stored in the dual-ported data memory 22. Additionally, the mailbox section 26 of the dual-ported data memory 22 may also be used to electronically convey a program revision to the process control computer 12.

10

20

40

45

50

As will be more fully discussed below, the stealth interface circuit 16 includes a guardian circuit which prevents any external entity from writing to any memory locations in the variable section 24 of the dual-ported data memory 22. Thus, while some or all of the memory locations in the dual-ported data memory 22 may be read from the stealth port, an external entity is only permitted to write to the memory locations in the mailbox section 26 of the dual-ported memory 22. This feature of the present invention provides a hardware safeguard at the process control computer 12 which insures that no external entity will be able to inadvertently interfere with the data processing operations of the process control computer 12. As will be more apparent from the discussion below, this feature of the present invention could also be employed to grant or deny external write access to any particular memory location or set of memory locations in the dual-ported data memory 22.

In order to rapidly pump data into or out from the stealth port, the front end communication system 10 of Figure 1 is also shown to include an interface to stealth "IFS" circuit 28, an interface to Q-bus "IFQ" circuit 30, and a set of fiber optic cables 32 interposed therebetween. The IFS circuit 28 is connected to the stealth port of the dual-ported data memory 22, while the IFQ circuit 30 resides on the "Q bus" of the front end computer 18. Due to the redundant nature of the front end communication system 10, it should be appreciated that the IFS circuit 28a is connected to the stealth port of dual-ported data memory 22a, while IFS circuit 28b is connected to the stealth port of dual-ported data memory 22b. Similarly, the IFQ circuit 30a is connected to the Q bus of the front end computer 18a, while the IFQ circuit 30b is connected to the Q bus of the front end computer 18b. In the embodiment disclosed herein, the front end computer 18 is preferably comprised of a MICROVAX 3400 computer using the real-time ELN operating system from the Digital Equipment Corporation "DEC". While the VAX family of computers from DEC offer considerable speed and networking advantages, it should be appreciated that other suitable front end computers may be employed in the appropriate application.

In order to permit each of the front end computers 18a-18b to conduct bidirectional communications with both of the stealth interface circuits 16a-16b, the fiber optic cables 32 actually include two sets of send and receive optical fibers (for example, 62.5/125/0.275NA type fibers). However, the separate send and receive optical fibers for each of the front end computers 18a-18b are represented as single channels in Figure 1 for simplicity. Thus, fiber optic channel 34a includes a separate optical fiber for sending information from the front end computer 18a to the stealth interface circuit 22a and an optical fiber for receiving information from the stealth interface circuit 22a. Similarly, the fiber optic channel 36a includes a separate optical fiber for sending information from the front end computer 18a to the stealth interface circuit 22b and an optical fiber for receiving information from the stealth interface circuit 22b. This arrangement of optical fibers is also duplicated for the front end computer 18b.

In the present embodiment, the combination of the IFS circuit 28, the IFQ circuit 30 and the fiber optic cables 32 provide an optical transmission interface which permits the front end computers 18a-18b to be remoted located from the process control computers 12a-12b. For example, in this embodiment it is possible for the front end computers 18a-18b to be located up to 2 km from the process control computers 12a-12b. Additionally, it should be noted that the Fiber Distributed Data Interface "FDDI" protocol may be used to transmit information between the IFQ and IFS circuits over the fiber optic cables 32.

The IFS circuit 28 includes the appropriate address and data buffer circuits (not shown) for transferring information to and from the stealth port of the dual-ported data memory 22. The IFS circuit 28 also includes a transfer map 37 which enables data from selected locations in the dual-ported data memory 22 to be gathered and transferred as one

contiguous block of data. The transfer map 37 may be comprised of a static RAM with sufficient address storage capability to gather data from all of the available memory locations in the dual- ported data memory 22.

Additionally, the IFS circuit 28 includes a separate transmitter and receiver circuit for each of the two front end computers 18a-18b, such as transmitter 38a and receiver 40a. The transmitter 38a is adapted to convert parallel data words (for example, 16 bits) from the stealth port into a serial bit stream suitable for transmission over one of the fiber optic cables 32. Similarly, the receiver 40a is adapted to convert a serial bit stream from the front end computer 18 into a parallel data word for transmission to the stealth port through one or more of the IFS circuit buffers. A corresponding set of transmitters and receivers are also provided in the IFQ circuit 30, such as transmitter 38b and receiver 40b. From the above, it should be appreciated that the use of two sets of transmitter-receiver pairs enables data to be transferred and/or received simultaneously between both of the IFS circuits 28a-28b and both of the IFQ circuits 30a-30b. Thus, for example, the IFS circuit 28a is capable of simultaneously transmitting data acquired from the process control computer 12a to both of the front end computers 18a-18b.

The IFQ circuit 30 includes a microprocessor 42 (for example, an Intel 80186 chip) which provides the data pump for the front end computer 18. The microprocessor 42 is not only responsible for all IFQ/iFS protocol control and relaying data from the process control computers 12a-12b to a destination on the network 20, but it is also responsible for controlling the integrity of write activities to the IFS and IFQ circuits. For example, the microprocessor 42 may be used to program the transfer map 37 in the IFS circuit 28, so that only a particular subset of data in the dual-ported data memory 22 may be gathered and transmitted to the front end computer 18, if less than all of the available variables (for example, input/output values, alarms and events) is desired. In this way, the actual contents of the transfer map 37 may be dependent upon a specific process control application.

15

20

25

35

40

45

50

55

All signal transmissions between the IFQ circuit 30 and the IFS circuit are under the control of IFQ circuit micro-processor 42. In this regard, there are three types of data transmissions from the IFQ circuit 30 to the IFS circuit 28, namely "load transfer map", send command messages" and "receive data". The load transfer map transmission will enable the IFQ circuit 30 to load the transfer map 37 of the IFS circuit 28 with the specific variable addresses which will steer the data memory transmit bursts from the IFS circuit. The receive data transmission will cause the IFS circuit 28 to return the requested segment of memory from the dual-ported data memory 22.

A command message transmission will start with a Write-Lock request to the IFS circuit 28. Assuming that incoming buffer is free, the IFS circuit 28 will assert a Write-Lock on the mailbox section 26 of the dual-ported data memory 22, and return a positive acknowledgement to the IFQ circuit 30. The IFQ circuit 30 may then transmit its message with the assurance that no other device will be able to write to the mailbox section 26 until its message has been completely stored and preferably read by the process control computer 12. However, a time limit may be imposed on the Write Lock to ensure that the flow of communications is not impeded by one of the external entities connected to the stealth interface circuit 16. It should also be appreciated that message transmissions should not take place during any time in which a data burst should be received from the IFS circuit 28.

As another measure of data transmission protection, the IFQ circuit 30 will cause the IFS circuit 28 to read back a message transmitted to and stored in the mailbox section 26 of the dual-ported data memory 22 in order to be sure that the message was transmitted and stored correctly. Once the IFQ circuit 30 determines that the message has been accurately received and stored, then the IFQ circuit will cause a flag to be set which will signal the process control computer 12 to pick up the new message. In the event that this data verification fails, then the entire message transmission process will be repeated.

The IFQ circuit 30 also includes a process data buffer 44, which is shown as block in Figure 1 for illustration simplicity. However, the process data buffer 44 should include sufficient memory capacity to store a separate data table for each of the process control computers 12a-12b (for example, 262,144 bytes). Each of these data tables will include both the SDSS and DSS data transmissions. Additionally, a DMA buffer (not shown) may also be provided to allow some elasticity in processing the data being received. In this regard, it should be noted that the both the IFS circuit 28 and the IFQ circuit 30 are configured to facilitate bidirectional Direct Memory Access "DMA" transfers between the IFQ circuit 30 and the Q-bus of the front end computer 18. In this way, the central processing unit 45 of the front end computer 18 does not need to devote substantial time to processing data transfers to and from the IFQ circuit 30. Accordingly, the DMA buffer is preferably used as a bucket brigade area to perform DMA transfers on blocks of data from the process data buffer 44 (for example, 8K bytes at a time) to a suitable memory residing on the Q-bus of the front end computer 18.

The use of DMA transfers also enhances the ability of the front end communication system 10 to achieve the goal of making available real-time data from the process control computers 12a-12b to one or more computers on the network 20. More specifically, the front end communication system 10 is designed to request, receive and answer network queries on both pre-link and post- arbitrated data from each of the process control computers 12a-12b within a one- second time resolution. For example, in this particular embodiment, each of the process control computers 12a-12b will issue a Sequence Data Stable Strobe "SDDS" signal in every one-second program cycle, which indicates that approximately 1024 (16 bit) words of pre-link dynamic analog/digital input data is stable and available in the dual-ported

data memory 22. This specific data set is referred to as pre-link data, as this data has not yet been arbitrated between the process control computers 12a-12b via data transmissions across the major link 14. Subsequently, in the same one-second program cycle, each of the process control computers 12a-12b will issue a Data Stable Strobe "DSS" signal, which indicates that a complete set of post-arbitrated input and output data is stable and available in the dual-ported data memory 22. This data set is referred to as post-arbitrated, as the input values will have been arbitrated or resolved by this point in the program cycle. In the present embodiment, this post- arbitrated data set may be comprised of up to 65,536(16-bit) words, as it will include both input and output values (and any other variables stored in the dual-ported data memory 22).

It should also be noted at this point that one of the first functions in the program cycle of the process control computers 12a-12b is to make output value decisions from the post-arbitrated input data obtained in the immediately preceding program cycle. Accordingly, it should be appreciated that the post-arbitrated data set will include the arbitrated input values from the current program cycle and the output values from the immediately previous program cycle.

10

20

25

35

45

50

55

It is also important to understand that the function of obtaining a copy of the pre-link and post-arbitrated data sets cannot be permitted to delay the operations of the process control computers 12a-12b Thus, for example, the front end communication system 10 must be sufficiently fast to obtain a copy of the pre-link data sets before the process control computers 12a-12b need to have the ability to change one or more of these data values through the arbitration process. Accordingly, in the context of the present embodiment, the front end communication system 10 needs to be able to acquire a pre-link data set within ten milliseconds of the time that the SDSS signal was initially asserted in order to have the assurance of data stability. Similarly, the front end communication system 10 needs to be able to acquire a post-arbitrated data set within fifty milliseconds of the time that the DSS signal was initially asserted. In this regard, it should be appreciated that each of these data sets need to be independently acquired from both of the process control computers 12a-12b by each of the front end computers 18a-18b. Additionally, each of the front end computers 18a-18b must also be able to send messages to the one or both of the process control computers 12a-12b during time periods outside of the SDSS and DSS data acquisition windows.

In order to further facilitate the ability of the front end communication system to acquire the SDSS and DSS data sets without any data transfer blocknecks, and also provide the ability to group and time align the data sets being received, each of the front end computers 18a-18b includes a set of at least three reflective buffers for each of the process control computers 12a-12b. Each of these logically distinct reflective buffers or shadow memories may reside in the same physical memory chip or chip set in the front end computer 18. As shown in Figure 1, the set of reflective buffers contained in the front end computer 18a is generally comprised of a ZERO buffer "ZL" 46a for the Left process control computer 12a, a ZERO buffer "ZR" 48a for the Right process control computer, a ONE buffer "OL" for the Left process control computer, a TWO buffer "TL" for the Left process control computer, and a TWO buffer "TR" for the Right process control computer. Additionally, it should be understood that a corresponding set of reflective buffers are contained in the front end computer 18b, such as the ZERO buffer "ZL" 46b for the Left process control computer 12a and the ZERO buffer "ZR" 48b for the Right process control computer 12b.

The IFQ circuit 30 writes to these left and right buffers in a "round robin" fashion using DMA data transfers. In other words, the IFQ circuit 30 will fill the ZERO buffer 46a with pre-link and post-arbitrated data of a particular process control cycle from the Left process control computer 12a. Then, when pre-link and post-arbitrated data for the next process control cycle is received from the Left process control computer 12a, the IFQ circuit will increment to the ONE buffer 50a in order to store this data. Similarly, the IFQ circuit 30 will turn to the TWO buffer 54a when pre-link and Dost-arbitrated data for the third process control cycle is received from the Left process control computer 12a in order to store this data. Then, when pre-link and post-arbitrated data for the forth in time process control cycle from the Left process control computer 12a is to be stored, the IFQ circuit 30 will return to address the ZERO buffer 46a for data storage. Of course, it should be appreciated that the IFQ circuit 30 will employ the same round robin sequence for individually transferring pre-link and post-arbitrated data to the three reflective buffers 48a, 52a and 56a that are used for the Right process control computer 12b.

For purposes of illustration, Figure 1 shows three reflective memory buffers (46a, 50a and 54a) for the Left process control computer 12a, and three reflective memory buffers (48a, 52a and 56a) for the Right process control computer 12b. However, as the SDSS and DSS data transfers are treated as independent DMA events, the reflective memory buffers preferably include distinct reflective memory buffers for each of these events. Accordingly, a total of twelve reflective memory buffers are preferably provided in the front end computer 18. Additionally, each of these reflective memory buffers are individually tracked, so that the ordering of these buffers do not necessarily have to follow the regimen shown below:

Second N: (ZERO-SDSS-L ZERO-DSS-L ZERO-DSS-R)

Second N + 1: (ONE-SDSS-L ONE-SDDS-R ONE-DSS-R)
Second N + 2 (TWO-SDSS-L TWO-DSS-L TWO-SDDS-R TWO-DSS-R)

Rather, the ordering of these buffers could also proceed under other regimens, such as shown below:

Second N: (ONE-SDSS-L TWO-DSS-L ZERO-SDDS-R ONE-DSS-R)
Second N + 1: (TWO-SDSS-L ZERO-DSS-L ONE-SDDS-R TWO-DSS-R)
Second N + 2 (ZERO-SDSS-L ONE-DSS-L TWO-SDDS-R ZERO-DSS-R)

10

20

25

35

40

45

50

55

It is important to understand that the corresponding left and right reflective buffers (for example, Duffers 46a and 48a) will generally not become filled at the same time, as the program time line of the process control computer in the dog mode should follow the program time line of the process control computer in the fox mode by a predeterminable period of time (for example, 20-microseconds to 20- milliseconds). However, these time lines may become considerably separated in the event that communications across the major link 14 are not possible, as mentioned above. Even when the left and right SDSS or DSS signals are asserted at near the same time, the delays required to transfer this information to the IFQ circuit 30 and then transfer this information into the appropriate reflective memories may result in a wider time skew between these events as seen by the application software of the front end computer 18 than as seen by the process control computer and IFS circuit hardware. Nevertheless, it is the responsibility of the front end computer 18 to ensure that the data sets ultimately made available to the computer network 20 represent data from the process control computers 12a-12b in the same program cycle (for example, a one second period). In this regard, the application software of the front end computer 18 includes a procedure, referred to as "MI Sync", which groups individual data transfer events into a cohesive set of buffers that represent a "shapshot" of the pre-link and post- arbitrated data for a particular process control cycle.

The MI Sync procedure uses a set of reflective memory buffer management structures (MI_RMBMS) to track the status of incoming data transfers. When the IFQ circuit driver software signals to the MI Sync procedure that a DMA transfer has completed, MI Sync records the required information in the appropriate MI_RMBMS data structure. When MI Sync determines that a complete set of buffers has been received and stored (that is, left SDSS, right SDSS, left DSS and right DSS), it updates a global data structure (MI_RM_DATA) with the pointers to the newly received data. These pointers are copied from the MI_RMBMS data structure. Accordingly, MI_RM_DATA includes the pointers to the currently available "complete" or time aligned set of reflective memory buffers. Depending upon where the front end computer 12 is in the round robin procedure, the most current time aligned set of reflective memory buffers may be TWO buffers 54a and 56a at one time interval, the ONE buffers 50a and 52a at the next time interval, and the ZERO buffers 46a and 48a at the following time interval. In the event that the SDSS or DSS data from one of the process control computers 12a-12b is not received by the IFQ circuit 30, MI Sync will still maintain time alignment by using an appropriate timeout (for example, 700 milliseconds) for updating the MI_RM_DATA pointers. An indication will also be provided as to which buffer or buffers are unavailable.

The buffer pointers within MI_RM_DATA are protected by a mutual exclusion semaphore or "mutex". MI SYNC requests this mutex before copying the new pointers to MI_RM_DATA and releases it immediately after the copy is complete. When network entity needs to access reflective memory data, a copy of the MI_RM_DATA pointers is made by requesting the mutex, copying these buffer pointers to a local data structure, and then releasing the mutex. Since the application for querying or reading the data uses a copy of the pointer, contention for the mutex is minimized, and MI Sync will be able to update MI_RM_DATA with new pointers as soon as the next complete set of data has been stored. In this regard, it is important to note that this method will enable the reading application to still access the same set of reflective memory buffers while MI Sync updates MI_RM_DATA with new pointers. Since reading applications will access the most current time aligned set of reflective memory buffers, it should be understood that a reading application could be accessing one set of reflective memory buffers (for example, the TWO buffers 54a and 56a), while a subsequent reading application could be given access to another set of reflective memory buffers (for example, the ONE buffers 50a and 52a) once MI Sync updates MI_RM_DATA with new pointers.

It should also be understood that applications which access the reflective memories will be able to run to completion before the referenced buffers are overwritten with new incoming data. In one embodiment of the front end communication system 10, applications requiring reflective memory data are assigned execution priorities high enough to allow them to run to completion in less than one second. However, it should be appreciated that the front end computer 18 could be configured with additional sets of buffers to allow the development of an application that may take longer to run to completion.

It should also be appreciated from the above that the use of the front end computers 18a-18b also enables the communication system 10 to have the necessary intelligence to answer specific data requests. The use of the front end computers 18a-18b also permit a rapid check to be made that the process control computers 12a-12b are in fact continuing to send real-time data. Additionally, the front end computers 18a-18b are also preferably programmed to make determinations as to whether read or write requests from the process control computers 12a-12b should be granted with respect to the entity on the computer network 20 which has forwarded the request. As will be discussed more fully below the front end computers 18a-18b contain both a security table and two permissive tables in their

memories for facilitating these determinations. The security table is used determine whether communications will be permitted at all with various entities on the computer network 20, while the permissive tables are used to evaluate write command messages from an entity on the computer network which could affect specific locations in the dual-ported data memories 22a-22b.

The front end computers 18a-18b may also utilize at least one set of additional reflective buffers, such as Correlate buffers 58a and 60a. In light of the fact that the DSS data set will contain the post-arbitrated input value data from the current program cycle and the output value data that was based upon the post-arbitrated input values of the immediately preceding program cycle, it may be desirable to correlate into one data table the output values for a particular program cycle with the input values used to decide these output values. Accordingly, the front end computer 18a may employ the Correlate buffers 58a and 60a to store a copy of the post-arbitrated input values from the current DSS data set, and then wait for the alignment of the next DSS data set in order to store a copy of the output values from this subsequent data set in the same Correlate buffers. In this regard, it should be appreciated that this copying procedure will be made from the most current time aligned set of reflective memory buffers. Thus, for example, Figure 2A shows a diagrammatic example of a data table in a time aligned buffer, while Figure 2B shows a similar example of a data table in the Correlate buffer CL. In any event, it should be understood that the time alignment capabilities of the front end computers 18a-18b provide a powerful diagnostic tool for analyzing both the operation of the Drocess control computers 12a-12b and the physical process being controlled. For example, the arbitration performed with respect to the input data values may be analyzed for both of the process control computers 12a-12b, as pre-link and post-arbitrated input data values are time aligned and made available by the front end computers 18a-18b.

10

20

25

35

45

55

The computer network 20 is shown in Figure 1 to generally include a direct control segment, a process information segment and a connection to a Wide Area Network "WAN". Each of these network segments preferably employ Ethernet compliant mediums and IEEE 802.3 compatible communication protocols. The direct control segment is comprised of dual Plant Area Networks "PAN-1" and "PAN-2", while the process information segment is comprised of Plant Area Network "PAN-3". At least one bridge 62 is used to interconnect the PAN-1 and PAN-2 segments. Additionally, at least one bridge 64 is used to interconnect the PAN-3 segment. Another bridge may be used to interconnect the PAN-1 segment with the PAN-3 segment. One or more bridges 66 may also be used to interconnect the PAN-3 segment with the WAN.

It should be noted that the front end computer 18a is coupled to the PAN-1 segment, while front end computer 18b is coupled to the PAN-2 segment. While a single plant area network could be provided, the use of dual plant area networks shown herein have certain communication and redundancy advantages over a single plant area network. In this regard, the bridges will typically filter communications by Ethernet hardware addresses to reduce the amount of traffic on each of the network segments. For example, a communication between the security server 68 and the operator station 70 will not be transmitted across the bridge 62 to the PAN-1 segment. The bridges 62-66 also provide a layer of physical separation between the network segments, so that if a fault occurs on one of the network segments, then the fault will be prevented from adversely affecting the other network segments. Additionally, one or more of the bridges are also used to filter communications on the basis of specific data communication protocol identifications to enhance the overall security of the network 20. For example, the bridge 64 may be used to Drevent the transmission of messages employing the Etnernet compliant protocol used by the security server 68 from one of the PAN-2 and PAN-3 segments to the other. Similarly, the bridge 64 may be used to prevent the transmission of messages employing the Ethemet compliant protocol used to write information into the mailbox section 26 of the dual-ported data memory.

The computer network 20 also includes a plurality of operator workstations, such as the operator workstations 70 and 72. As shown in Figure 1, these operator workstations may be located on different network segments, and the number of operator workstations will be dependent upon the particular process control application. One or more of these operator workstations may be used to view or analyze data received from the front end computers 18a-18b. Additionally, these operator workstations may be used by an authorized control room operator to transmit the appropriate instructions to the front end computers 18a-18b which will cause a command message to be conveyed to the process control computers 12a-12b.

The network 20 further includes the process information computer 74 which may perform a variety of functions. For example, the process information computer may be used to store a history of process data received from the front end computers 12a-12b. Additionally, the process information computer 74 may be used to store the compilers needed to change the computer programs residing in the front end computers 18a-18b, as well as the programs residing in the process control computers 12a-12b. The process information computer 74 may also include loading assistant software for transferring operating program revisions to the process control computers 12a-12b. The network also includes the control room data manager computer 76, which may be used to perform various file serving and tracking functions among the computers connected to the network.

The expert download assistant 78 already mentioned is provided to facilitate program revisions in the front end computers 18a-18b. In contrast, the loading assistant software in the process information computer 74 may be used to cause a new computer program to be downloaded to one of the process control computers 12a- 12b through at least

one of the front end computers 18a-18b and the mailbox section 26 of the dual-ported data memory 22. While the download assistant 78 may be resident in its own network computer, the download assistant could also reside in a suitable network computer, such as the process information system computer 74.

The loading assistant may also be used to cause the process control computer with the revised program to start operating in a mode which will enable real-time testing of the revised program. In this mode of operation, the process control computer will receive input data and make output decisions, but these output decisions will not be transmitted to the field instrumentation devices. This will permit the plant engineer to evaluate the revisions, and even make further revisions if necessary before instructing the process control computer to assume an active mode of operation, such as the fox or dog modes.

Whenever it is decided that the manner in which the process control computers 12a-12b perform their particular manufacturing control operations should be changed through a program revision, the revised program for the process control computers 12a-12b must be compiled from the the source programming language to an executable file or set of dynamically linked files. In the preferred embodiment, a unique identifier is embedded into the executable code during the compile procedure. This identifier represents (or is otherwise associated with) the version of the revised software for the process control computers 12a-12b. The program version identifier is used to ensure proper alignment between the version of the program being executed by the process control computers 12a-12b and the files/tables in the front end computers 18a-18b used to evaluate write command messages to these process control computers.

10

15

20

25

35

40

50

As mentioned above, each of the front end computers 18a-18b include two permissive tables, such as the "PL" permissive table 80a for the Left process control computer 12a, and the "PR" permissive table 82a for the Right process control computer 12b. These permissive tables are used by the front end computers 18a-18b to determine whether any entity on the computer network 20 should be permitted to change the contents of specific locations in the dual-ported data memories 22a-22b. However, it should be appreciated that the data structure of the permissive table could be constructed to protect the contents of any memory location or area in the process control computers 12a-12b which could altered from a write command message.

When a message is received by a front end computer 18 from an entity on the network which uses the write command protocol, such as a write command message from one of the operator workstations 70-72, a "data_write_check" sub- routine will be called by the central process unit of front end computer. The data_write_check routine will perform a comparison between the variable elements identified in the write command message and the variable elements in the permissive table for which changes should be authorized or denied. For example, if the front end computer 18a receives a write command message which seeks to increase/decrease an analog gain "AG" factor used by the program being executed by the Left process control computer 12a, the front end computer 18a will look up the element word for this particular AG factor in permissive table 80a and determine if a bit has been set to deny the authorization needed to change this factor. If authorization is denied, then the front end computer 18a will not transmit the write command message to the process control computer 12a. Instead, the front end computer 18a will preferably send a reply message to the host entity on the computer network 20 that originally sent the write command message, to inform the host entity that a write error has occurred,

From the above, it should be appreciated that the PL and PR permissive tables stored in the front end computers 18a-18b need to be closely coordinated with the version of the program being executed by each of the process control computers 12a-12b. In order to ensure that each of these permissive tables are sufficiently matched with the programs being executed by their respective process control computers 12a-12b, the program version identifier discussed above is also embedded into these permissive tables when they are compiled. This program version identifier may then be sent to the process control computer 12 along with a verified write command message, so that the process control computer 12 will be able to confirm that the commanded variable change is appropriate to its program version.

To enhance the security of this verification process, the program version identifier from the permissive table is preferably altered by a suitable encryption algorithm before it is transmitted with the write command message to the mailbox section 26 of the stealth interface circuit 16 for the intended process control computer 12. The process control computer 12 receiving the write command message will then decode this version identifier, and compare it with the program version identifier embedded in its program to determine if their is a match. If the program version identifiers match, then the process control computer 12 will perform the commanded variable change. Otherwise, the process control computer 12 will respond by discarding the write command message and transmitting an appropriate error message to the front end computer 18.

The PL and PR permissive tables are also preferably provided with a data structure which permits write command authorization determinations to be made for specific host entities on the computer network 20. In other words, the permissive table 80a may permit particular variable changes to be made from operator workstation 70 that are not allowed to be made from operator workstation 72. Thus, the permissive tables may have several station specific table sections, as well as a default table section. Nevertheless, the ability may also be provided to bypass a check of the appropriate permissive table, through the use of a suitable password at a host entity on the computer network 20. However, in this event, a log should be created and stored in the front end computer 18 which will identify this transaction

and the identity of the host entity (for example, a CPU identifier).

10

20

25

30

35

45

50

It should be noted that the use of separate permissive tables for the process control computers 12a-12b has the advantage of enabling a program downloading operation to be performed on one of the process control computers while the other process control computer continues to actively control a manufacturing process. Indeed, even after a revised program has been successfully transferred to the process control computer 12a (and the corresponding permissive table 80a loaded in front end computer 18a), the use of separate permissive tables will enable the front end computer 18a to evaluate a write command message intended for the process control computers 12a which is distinct from a write command message intended for the process control computer 12b. While it may not be advisable in some circumstances to run the process control computers 12a-12b with different program versions in an active control mode, a passive operating mode may be used for the process control computer with the revised program while the other process control computer is in an active control mode. In such an event, the plant engineer may use the download assistant 78 during final program testing to issue write command messages for the passive process control computer, while another plant engineer issues write command messages to the active process control computer through the same front end computer 18.

The security server 68 is used to inform each of the computers residing on the network 20 who they may communicate with on the network. In this regard, the security server stores a specific security table for each of the valid entities on the network. Each of these security tables will identify which of the network computer entities a particular network computer may conduct bi- directional communications. For example, in the case of the front end computers 18a-18b, one of the first functions on start up will be to obtain their respective security tables from the security server 68. Accordingly, the security server 68 is shown in Figure 1 to store a security table "S1" for the front end computer 18a, and a security table "S2" for the front end computer 18b. While the security server could also be used to send the PL and PR permissive tables discussed above to the front end computers 18, it is preferred that newly compiled permissive tables be received from the download assistant 78. In this regard, it should be noted that the download assistant is also preferably used to send the transfer map 37 intended for the IFS circuit 28 to the front end computer 18 along with the appropriate permissive table.

In order to assure the integrity of security table transfers from the security server 68 to the front end computers 18a-18b, a method of validating these transfers is utilized in the present embodiment. In accordance with this method, the front end computer 18 will embed a random or pseudo-random number in a broadcast network message to request that the security server 68 identify itself as a prelude to sending the appropriate security table. The security server will respond to this request with an acknowledgement message that utilizes a security protocol identifier which is different than that used with other types of network messages. Importantly, this acknowledgement message will include the random number from the front end computer 18 in a transformed state. In this regard, a suitable encryption algorithm may be used to alter the random number, and the random number should have a bit length which will make it difficult for any unauthorized entity to decode (for example, 32 bits). Upon receipt of the acknowledgement message, the front end computer 18 will then either reverse the encryption process to obtain the random number or encrypt its original random numbers match, then the front end computer 18 will determine that the acknowledgement message has been received from a valid security server, and the transfer process will proceed.

In order to further enhance the security of communications between the front end computers 18a-18b and other entities on the computer network 20, an additional validation procedure is implemented according to the present invention. More specifically, according to the embodiment of the present invention described herein, this additional validation procedure is utilized to permit communication between the front end computers 18a-18b and any network entity for which a write command message may be recognized. In accordance with this validation method, the front end computer 18 will send a contract offer message on a periodic basis to the Ethernet address of each host entities on the network 20 which it recognizes as having a write message capability. Each of these contract offer messages will include a random or pseudo-random number or other suitably unpredicable message component. In order for a host entity to able to have its write command messages recognized, it must respond to its contract offer message within a predetermined period of time (for example, 10 seconds) with a contract acceptance message that includes a transformed version of this unpredicable message component. While any appropriate encryption algorithm be used for this purpose. It is preferred that this encryption algorithm be different than the encryption algorithm used to validate the transfer of a security table from the security server 68. Additionally, it should be noted that the security message protocol may be used for these contract offer and acceptable messages.

The front end computer 18 will then decrypt the random number embedded in the contract acceptance message to determine if a time limited communication contract will be established between the front end computer and this host entity at the specific Ethernet address for the host entity that was contained in the security table. This time limited communication contract will ensure that a write command message link between a front end computer 18 and a particular host entity will be reliable and specific. Thus, for example, the front end computer 18a will send a contract offer message to the Ethernet address of the operator workstation 72 which will contain a new random number (for example,

32 bits in length). The operator workstation 72 will respond with a contract acceptance message that includes the an encrypted version of this particular random number. Then, the front end computer 18a will either decrypt this number with the contract algorithm Key stored in its memory for this purpose or use the same encryption algorithm to compare the offer and acceptance numbers. If these numbers match, then the front end computer 18a will process write command messages from the operator workstation 72 for a predetermined period of time. Otherwise, if the numbers do not match, then the front end computer 18a will disable a write command authorization bit for the Ethernet address of the operator workstation 72 from its security table S1 to indicate that write command messages from this operator workstation should be ignored.

The communication contract established for write command messages is time limited to enhance the transmission security of these particular messages. In the preferred embodiment, the communication contract will automatically expire within twenty seconds after being initiated. Nevertheless, in order to ensure that the ability to send write command messages is not interrupted, the contract offer messages should be sent from the front end computer 18 to each of the appropriate host entities on the network 20 on a periodic basis which will provide this continuity. For example, with a communication contract of twenty seconds, it is preferred that the contract offers be transmitted at a rate of approximately every ten seconds. In other words, every ten seconds, each of the host entities that are capable of transmitting recognizable write command messages will receive a new random number from each of the front end computers 18

10

20

30

35

40

55

In the event that a host entity fails to respond to a contract offer message from a front end computer 18, the front end computer will preferably make three tries to establish or maintain a time limited communication contract. If no response is received from these three tries, then the the front end computer 18 will disable the write command authorization bit for the Ethernet address of this host entity from its security table. In such an event, the affected host entity will not be able to have its write command messages processed by the front end computer 18 until the security server 68 transmits a new security table to the front end computer 18.

It should be appreciated from the above that only the random numbers need to be encrypted to facilitate a transfer of the security table or to establish the time limited communication contract for write command messages. However, it should be understood that the security table itself or the write command messages could be encrypted as well in the appropriate application. Nevertheless, the use of different Ethernet protocols for security messages and write command messages, the use of different encryption algorithms for security table transfers and write command communication contracts, the limitation of the time of the write command communication contracts to short durations, and the use of specific permissive tables for each of the front end computers 18, all combine to provide a very high degree of communication and write command security for the process control computers 12a-12b. Additional protection is also substantially provided by the guardian circuit in the stealth interface circuit 16, the embedding of a program version identifier in the PL and PR permissive tables, and the encryption of the these program version identifiers by the front end computers 18a-18b when a verified write command message is transmitted to the process control computer 12a-12b. In this regard, it should be noted that the encryption algorithm used by the front end computers 18a-18b for the program version identifiers is preferably different than the encryption algorithm used for security table transfers or the encryption algorithm used to establish the time limited communication contracts for write command messages.

Turning to Figure 3, a block diagram of the stealth interface circuit 16 is shown. Reference will also be made to the schematic diagram of the stealth interface circuit 16, which is shown in Figures 4A-4B. The stealth interface circuit 16 is interposed between the internal bus structure 100 of the process control computer 12 and the externally directed stealth port 102. The stealth interface circuit 16 is connected to bus structure 100 via a set of suitable buffers. In this regard, buffer block 104 includes two 8-bit buffer circuits U17- U18, which receive address information from the address bus on the process control computer 12. Similarly, buffer block 106 includes two 8-bit buffer circuits U6-U7, which receive data information from the data bus of the process control computer 12.

The stealth interface circuit 16 also includes a data control block 108, which is also connected to the bus structure 100 of the process control computer 12. As indicated in Figure 4A, the data control block 108 is preferably comprised of a Programmable Array Logic "PAL" circuit U15 (for example, EP512), which is used to detect the SDSS and DSS signals from the process control computer 12. As well known in the art, a PAL circuit has fusible links which may be programmed so that a plurality of internal AND gates and OR gates will be configured to perform a desired logic function. While a PAL circuit provides a relatively low cost way of implementing logic functions, it should be understood that other suitable circuit devices may be used for this application. It should also be noted that the PAL circuit is programmed to detect two extra strobe signals that may be generated by the process control computer 12, namely the "EXS1" and "EXS2" signals. One or both of these extra strobe signals may be used by the process control computer 12 to indicate that certain data stored in the dual-ported data memory 22 is stable, such as data used to display graphical information.

The stealth interface circuit 16 also receives four control signals from the process control computer 12 which are used to access the dual-ported data memory 22. These signals are "/EN_DATAMEM", "/EMR", "R/W" and "MEMCLK. The first three of these signals relate to whether the process control computer 12 seeks to read or write to the dual-ported data memory 22. However, MEMCLK is the memory clock signal referred to above which effectively divides the time in the machine cycle of the process control 12 available for accessing the dual-ported data memory 22. The

MEMCLK signal is a fifty percent duty clock signal, as shown in the timing diagram of Figure 5A. In accordance with the method illustrated in this timing diagram, the dual-ported data memory 22 may be accessed from the internal process control computer port 100 when MEMCLK is Low. Then, when MEMCLK undergoes a transition to a High state, the dual-ported data memory 22 may be accessed from the external stealth port 102. While the MEMCLK signal is shown to have a period of 400 nano-seconds (that is, a frequency 2.5 MHz), it should be understood that other suitable periods and duty cycles may be provided in the appropriate application.

On the stealth port side of the stealth interface circuit 16, a set of suitable buffers are also provided to handle the transfer of address and data information. In this regard, buffer block 110 includes two 8-bit buffer circuits U1-U2, which receive address information from the external stealth port 102. Similarly, buffer block 112 includes two 8-bit buffer circuits U4-U5, which are capable of transmitting and receiving data information between the dual-ported data memory 22 and the stealth port 102.

Additionally, the stealth interface circuit 16 includes a arbitration circuit 114 which receives bus request signals from external entities on the stealth port 102. As shown in Figure 5B, the present embodiment provides four individual channel lines for the incoming bus request signals "/BR1./BR4". Thus, the stealth interface circuit 16 enables up to four different external entities to be connected to the stealth port 102. The arbitration circuit 114 is shown in Figure 4B to comprise a four input asynchronous bus arbiter circuit U9 which will grant bus access to the first bus request signal received. In this regard, a specific bus grant signal "/BG1./BG4" will ultimately be generated to inform the particular external entity who won the bus that the channel is clear for its use. The arbitration circuit 114 also has an internal AND gate which will produce the any-bus-request signal "/ANY_BR" shown in the timing diagram of Figure 5A.

The stealth interface circuit 16 further includes a stealth port control circuit 116, which is used to control access to the dual-ported data memory 22. The control circuit 116 is shown in Figures 4A-4B to comprise a PAL circuit U 16, a timer circuit U10 and a set of tri-state buffers which are contained in chip U8. In the case of memory access for the internal process control computer bus 100, the PAL circuit U16 will transmit the chip select signal "/CS" to the buffers 104 and 106 to latch or capture address and data information from the internal bus. The PAL circuit U16 will also send the enable memory read signal "/B_EMR" to the buffer 106 when the process control computer 12 needs to latch or capture data from the data bus 118 of the stealth interface circuit 16. in this regard, the PAL circuit U16 is responsive to both the MEMCLK signal and the central process unit clock signal "CP" of the process control computer 12.

20

30

35

40

45

50

In the case of memory access from the external stealth port 102, the PAL circuit U16 will transmit the enable signal "/SP_EN to the buffers 110 and 112 to latch or capture address and data information from the external bus. The PAL circuit U16 will also send the enable memory read signal "SW/R" to the buffer 112 when an external entity is permitted to latch or capture data from the data bus 118 of the stealth interface circuit 16. The SW/R signal is received at the stealth port bus 102, and it provides an indication from the external entity the direction of data flow desired. In this particular embodiment, the SR/W signal is active High for a read cycle and active Low for a write cycle. The SR/W signal is common to all four potential external users, and it should be held in a tri-state until the external user winning the bus receives its active Low/BR signal.

The PAL U16 also transmits the SW/R signal to the check point guardian circuit 120 (PAL circuit U13) to initiate an evaluation to be made on the address of the dual-ported data memory 22 selected by the external entity for a write operation. In this regard, the guardian circuit 120 is programmed to inhibit the transition needed in the chip enable signal "/CE" for accessing the dual-ported data memory chips U11-U14, whenever the address is outside of the mailbox section 26.

With respect to the sequence of operation for the stealth interface circuit 16, it should be appreciated that a memory read/write cycle from the stealth port 102 must be initiated by the external entity seeking to access the dual-ported data memory 22. This cycle is begun with the transmission of a bus request signal /BR from the external entity, such as front end computer 18a. Upon the receipt of any bus request signals, the arbitrator circuit 114 will transmit an active Low any-bus-request signal /ANY_BR to the PAL circuit U 16. The any-bus-request signal is directed to an internal flip-flop of the PAL circuit U16, which operates under the clock signal CP. Accordingly, the any-bus-request signal needs to be present before the failing edge of the clock signal CP in order for stealth port access to occur when MEMCLK goes high, as shown in the timing diagram of Figure 5A. If the latched any-bus-request signal is active, the stealth interface circuit 16 will begin a stealth port memory cycle Otherwise, the stealth interface circuit 16 will not initiate a stealth port memory cycle until the next MEMCLK signal period.

When a stealth port memory cycle occurs, the /SP_EN signal is generated from the PAL circuit U16. As indicated above, this signal will enable the address and data buffers on the stealth port. The /SP_EN signal will also enable the arbitration circuit 114, which issues a specific bus grant signal /BG for the external user which wins the bus. Once the external entity detects its bus grant signal, then it may transmit either the memory address it seeks to read or the address and data necessary for a write operation. The chip enable signal /CE is delayed by the PAL circuit U13 to allow for the delay introduced from the address buffer 110, as the address needs to be stable before the RAM chips U11-U14 are actually accessed.

For a stealth port read cycle, the data placed on the data bus 118 will become stable approximately 45ns after /CE

becomes active. In this regard, it should be noted that symbols such as "TCE" in the timing diagram of Figure 5B, indicate the appropriate delay time duration. A read latch signal RDLATCH directed to the PAL circuit U16 may then be used by the external entity to either latch the data into the buffer 112 or indicate that data is available. For a stealth port write cycle, the address lines on the address bus 122 will be monitored by the guardian circuit 120 to ultimately permit or deny write access to the stealth port 102. When write access is denied, the guardian circuit will not generate the active Low chip enable signal /CE, and thereby restrict an external entity on the stealth port 102 from writing to the particular address location in the dual-ported data memory 22 that it has selected. In this event, the guardian circuit 120 will also generate a write address valid signal "WR_AD_VAL", which is transmitted to the PAL circuit U16 of the control circuit 116. The PAL circuit U16 will respond by generating a write address error signal "WR_AD_ERR" for transmission to the external entity. The write address error signal is active High and valid only during the current memory access cycle, and this signal is common to all external entities.

For stealth port accesses to valid write addresses, the guardian circuit 120 will activate the /CE signal. Additionally, the SR/W signal from the external entity should become active when the bus grant signal /BG is Low. The PAL U16 will also cause the write enable signal /WE for the RAM chips U11-U14 of the dual-ported data memory 22 to become active, and the rising edge of the /WE signal is used to write data into these RAM chips.

10

20

25

35

40

45

50

The control circuit 116 also includes a timer circuit U10, which will generate a CLEAR signal approximately 150ns after one of the bus grant signals /BG becomes active. The CLEAR signal is used to cause the tri-state buffers in buffer chip U8 to generate individual bus grant clear signals "BG1_CLR..BG4_CLR" to each external user. The CLEAR signal is also used to clear the stealth port memory cycle by deactivating the stealth port enable signal /SP_EN.

Referring to Figures 6A-6E, a set of flow charts is shown to further illustrate various aspects of the security and validation methods discussed above. In this regard, Figure 6A snows the part of the boot up procedure of the front end computer 18 which is directed to a search for the security server 68. Then, once the security server has properly identified itself to the front end computer 18. Figure 6B shows the procedure for transferring the security table (for example, security table S1). Thereafter, Figure 6C shows the procedure for establishing a time limited communication contract with each of the operator stations identified in the security table as having write command ability. Finally, Figures 6D-6E combine to illustrate the procedure for validating a write command message sent from an operator station (for example, operator station 72).

Block 204 shows that the security server 68 will check all of the information in the broadcast network message, such as the physical Ethernet address of the front end computer and the CPU ID of its process control computer 12. Assuming that this information corresponds to the information stored in the security server for this front end computer, an acknowledgement message 206 will be sent back to the physical Ethernet address of the front end computer. In order to enable the front end computer to verify the identity of the security server 68, the acknowledgement message 206 includes a transformation of the random key sent from the front end computer 18. As indicated above, this transformation is performed with an encryption algorithm which is unique to messages from the security server 68.

Diamond 208 shows that the front end computer 18 will wait a predetermined amount of time to receive the acknowledgement message. If the acknowledgement message is not received within this timeout period, then the front end computer will use the last security table stored in its memory or the default security table if this is the first time the front end computer 18 is being brought into operation (block 210). However, if the acknowledgement message 206 is received in time, then the front end computer 18 will check its random key against the transformed version of the key which was contained in the acknowledgement message (block 212). As indicated above, this comparison may be accomplished by either performing a transformation on the random key using the encryption algorithm for security messages or using a corresponding decryption algorithm. If the transformed key matches the expected key number (diamond 214), then the front end computer 18 will proceed to the procedure shown in Figure 68 for transferring a copy of the current security table from the security server 68 (block 216). Otherwise, the front end computer will exit this portion of the boot up procedure and stop accumulating further network communication capability (block 218). In one form of the present invention, the front end computer 18 may be permitted to conduct network communications at this point, but not process any write command messages received from an entity on the computer network 20, until

such time as a security table is successfully transferred to the front end computer.

10

15

25

30

35

40

45

50

55

Turning now to Figure 6B, block 220 shows that the front end computer 18 starts the procedure for transferring a copy of the security table by sending a request message to the specific (logical or physical) Ethernet address of the security server 6B. This physical Ethernet address is the address learned and stored through the boot up procedure discussed above in connection with Figure 6A. Block 222 indicates that this request message includes an identification of the CPU ID for the process control computer being serviced by the front end computer 18. Additionally, the front end computer 18 will also inform the security server 68 as to whether this CPU ID is for the Left process control computer 12a or the Right process control computer 12b through the Mode data (for example, ML for the Left process control computer).

Once the security server receives this request message, it will check the data contained in the message, and build a control message for the front end computer 18 (block 224). As shown in block 226, this control message will inform the front end computer 18 how many bytes are contained in the security table for the process control computer identified in the request message. The front end computer 18 will respond with an acknowledgement message that will contain a new random key (blocks 228-230). The security server will then transmit the security table (for example, security table S1 for the Left process control computer 12a) with the transformed random key (blocks 232-234). The front end computer 18 will then determine if the transformed key matches the expected key (diamond 236). If the keys do not match, then the front end computer 18 will use the old or existing security table stored in its memory (block 238). Otherwise, the front end computer 18 will store the new security table for use, and send an acknowledgement message back to the security server (blocks 240-244). While the front end computer 18 could also be provided with the editing capability to create its own security table, it is preferred that a separate network security server be employed in order that the front end computer be dedicated to the functions identified above.

Referring to Figure 6C, the procedure for establishing a time limited communication contract is shown. The front end computer 18 begins by creating a new watch-dog key, which is represented by a 32 bit random number (block 246). The front end computer 18 will then send a watch-dog message in turn to the physical Ethernet address of each of the operator stations (identified in the security table as having write command message capability). in this regard, it should be appreciated that these are individual watch-dog messages which include a new watch-dog key for each message (block 248). Each operator station which receives such a watch-dog message will respond with a watch-dog reply message that includes a transformation of the watch-dog Key (blocks 250-252).

Since it is possible that an operator station may not currently be in communication with the computer network 20, the front end computer 18 will preferably wait for a suitable timeout period for a reply, such as ten seconds (diamond 254). If the operator station does not reply to the watch-dog request message 248 within this timeout period, the front end computer 18 will make auditional attempts to make contact (diamond 256 and block 258). If a reply is not received from this operator station after all of these attempts, then the front end computer 18 will disable the write command ability of this particular operator station (block 260). However, it should be appreciated that this write command ability may subsequently be re-established, such as when an updated security table is transferred to the front end computer 18. In this regard, it should be noted that the security server 68 may initiate the security table transfer procedure discussed above through a suitable network message to the front end computer 18.

In the event that the operator station does reply to the watch-dog request message, then the front end computer 18 will determine whether the transformed watch-dog key contained in the reply message matches the expected key number (diamond 262). If a match is not found through this comparison (as discussed above), then the front end computer 18 will ignore the reply message (264). At this point, the front end computer 18 could again attempt to establish a time limited communication contract with this operator station or disable its write command abilities. In the event that a match was found, then the front end computer 18 will copy the previous, valid watch-dog key of this operator station from the current key position to the old key position (block 266). Then, the front end computer 18 will save the transformed watch-dog key received in the reply message in the current key position. As will be discussed below, the current and old keys are used to evaluate the validity of write command messages from the operator station during the period in which a time limited communication contract is in force. In this regard, it should be understood that the procedure shown in Figure 6C is repeated for each of the operator stations with write command privileges before the time limited communication contract expires in order to maintain a continuous ability of the operator stations to have their write command messages processed by the front end computer 18.

Referring to Figures 6D-6E, these figures combine to illustrate the procedure for validating a write command message sent from an operator station (for example, operator station 72) to the front end computer 18. This procedure begins with an operator station sending a write command message to the front end computer 18 (block 268). This message preferably utilizes the standard Ethernet protocol for communication between the front end computer 18 and other entities on the computer network 20. In this regard, the write command message will include not only the variable (s) sought to changed, but also the watch-dog key from the time limited communication contract, the CPU identification of the recipient process control computer, and the program version identification of this process control computer 12. The front end computer 18 will then perform several checks on this write command message. For example, the front

end computer 18 will examine the security table to determine if it has an entry for this particular operator station (diamond 270). If this operator station was not found in the security table, then the front end computer will return the write command message to the operator station and create a stored log of this error (block 272).

Assuming that the operator station was identified in the security table, then the front end computer will check the security table to determine if the write command bit was set for this operator station (diamond 274). At this point, it should be understood that the security table contains not only the Ethernet address of every valid entity on the computer network 20 who can communicate with the front end computer, but also an indication of whether these entities have write command privileges. The security table may contain additional information pertaining to each of these entities, such as a CPU identification and whether or not these entities may request specific types of information from the process control computer, such as alarm messages. If the security table does not have the bit set to indicate write command privileges, then the front end computer will return the write command message to the operator station (or other source entity), and log this error (block 276).

10

25

30

35

40

50

In the event that the operator station does have write command privileges, then the front end computer will determine whether or not the watch- dog key (contained in the write command message) matches either the current or old watch-dog keys (diamond 278). If a match is not found, then the front end computer will return an invalid watch-dog message to the operator station (block 280). If a match was found, then the front end computer will preferably check to see if the program version identification contained in the write command message matches the program version identification stored in the front end computer for the recipient process control computer 12 (diamond 282). If these program version identifications do not match, then the front end computer will return an invalid program version message to the operator station (block 284).

The front end computer 18 will also check to see if the write command message contains an indication that the permissive table for the recipient process control computer should be bypassed (diamond 286). The ability to bypass the permissive table may be considered a special privilege which should require the use of a password or physical key which is assigned to the operator with this privilege. If the bypass bit was set in the write command message, then the front end computer will still preferably check the Permissive table (for example, permissive table 80a) to determine if a bypass is permitted for the specific permissive table or table section that would otherwise be addressed (diamond 288). If a bypass of this permissive table is not permitted, then the front end computer will return a message to the operator station to indicate that no write access is available in this way (block 290). If a bypass of the permissive table is permitted, then the front end computer will transmit the write command message to the recipient process control computer with a transformed version of the program version identification stored in the permissive table of the front end computer (block 292). The recipient process control computer 12 may then determine whether this transformed program version identification of its operating program before deciding to change the variable(s) listed in the write command message.

In the event that the write command message does not have the bypass bit set, then the front end computer 18 will examine the permissive table to determine if the the variable(s) to be changed have their write command bit set (diamond 294). If the write command bit is not set for any one of these variables, then the front end computer will return a no write access message to the operator station (block 296). Otherwise, if the front end computer determines that the write command message is acceptable, then it will transmit the message to the recipient process control computer as discussed above (block 292).

Referring to Figure 7, a block diagram of the application software 300 for the front end computer 18 is shown. In this regard, Figure 7 shows the interaction of the application software with the Q-bus 302 of the front end computer 18 and with the Ethernet services 304 for the computer network 20. Thus, for example, a bi-directional line is provided between the Q-bus 302 and the IFQ driver 308. The IFQ driver 308 represents the device driver software for controlling the communicating with the CPU of the front end computer 18. The IFQ driver 308 is coupled to the "MI Sync" subsystem 310 through a data store event 312. In this regard, the MI Sync subsystem receives notification of DMA completions from the IFQ driver 308, such as when the SDSS data from one of the process control computers 12a-12b has been completely received in the appropriate Interim buffer (for example, Interim buffer 46a or 48b). The reflective memories 46a-56a from Figure 1 are shown in Figure 7 as reflective memories 314. Figure 7 also illustrates that the reflective memories 314 are operatively coupled to the Q-bus 302 of the front end computer 18.

The MI Sync subsystem 310 represents that portion of the application software 300 which is responsible for synchronizing the incoming SDSS and DSS data frames from each of the process control computers 12a-12b through the operation of the reflective memories 314, as discussed above. The MI Sync subsystem also notifies the "MI MOD Health" module 316 and "System Messages" module 318 when a data frame is available for processing. Additionally, the MI Sync subsystem 310 is also used to detect whether or not reflective memory updates are not occurring, such as when one of the process control computers has stopped sending data to the front end computer 18. This procedure is implemented through the "MOD Status" module 320 and the "MI Watchdog" module 322. The MI Watchdog module 322 uses a two-second timer to detect if the front end computer 18 has stopped receiving data from either of the process control computers 12a-12b.

The MI MOD Health module 316 processes health bit changes in the data being received by the front end computer 18 from the process control computers 12a-12b. In this regard, the MI MOD Health module 316 sends these changes to the "EVT Event Handler" module 324. Similarly, the MI System Messages module 318 processes incoming system messages from the process control computers, and it queues any requests to the EVT Event Handler module 324. The EVT Event Handler module 324 processes event buffers, formats text for output to the Print Services module 326, and records errors and other events in an event log.

The reflective memories 314 are coupled to the "MI CISS Memory Read" module 328, which performs read operations on the reflective memories. In this regard, the MI CISS Memory Read module 328 formats query responses into the standard Ethernet protocol for transferring data/messages, and directs the response to the requesting network entity via port 330. The "NI CISS" module 332 receives incoming query requests from a network entity using the standard protocol for transferring data/messages. The NI CISS module 332 performs an initial security check on the message, and routes the request to the appropriate process as determined by the message type. For example, the NI CISS module 332 will route a read data message to the MI CISS Memory Read module 328. Additionally, the NI CISS module 332 will route program download requests to the "MI Download Handler" module 334. Other request messages will be routed to the "MI Message Services" module 334.

10

15

20

25

35

40

50

The application software 300 also includes modules which facilitate communication with a User Interface. In this regard, the User Interface is used to provide a window into the operation of the front end computer 18, as opposed to an interface to one of the process control computers 12a-12b. The User Interface software may be accessed "locally" through a terminal connected directly to the front end computer 18. The User Interface software may also be accessed "remotely" through an application that could be run from the security server 68. The User interface is used to disable or re-enable network communications for a specific protocol, perform diagnostic functions, re-boot the front end computer 18, monitor reflective memory updates, monitor network activity, and otherwise manage access to privileged front end computer functions.

The application software modules that handle User Interface requests are the "NI Remote User" module 338, the "UI Local" module 340 and the "UI Services" module 342. The NI Remote User module 338 receives all messages having the protocol for User Interface communications, and it forwards valid requests to the UI Services module 342. The UI Services module 342 provides a data server for both local and remote user requests. The UI Local module 340 handles the local User interface display screens in order to display responses on the local terminal.

The application software 300 also includes an "NI Transmit Done" module 344, which receives notification of Ethernet-write completions and maintains a free queue of network interface transmit message buffers. Additionally, an "EVT File Maint" module 346 is used to delete aged event log files. Furthermore, an "NI Watchdog" module 348 and an "NI SCSP" module 350 to implement the watchdog security process discussed above. In this regard, the NI Watchdog module 348 sends watchdog request messages to the operator stations, and the NI SCSP module 350 processes the reply messages (as well as all other network messages using the security protocol). The NI Watchdog module 348 also checks to see if reply messages were received to each of the watchdog request messages.

Other than watchdog reply messages, the NI SCSP module 350 forwards all other security protocol messages to the "CFG Config Manager" module 352. The CFG Config Manager module 352 processes the security requests and performs the initial loading of the permissive tables 80a-82a. The CFG Config Manager module 352 also performs the loading of a memory map to be discussed below in connection with Figure 8. The application software 300 also includes a "MI Master Process" module 354, which performs the basic initialization routines to create all of the other front end computer processes. The MIF Master Process module 354 is also used to detect an unexpected termination of any of these processes.

Referring to Figure 8, a diagrammatic illustration of the configuration for the front end computer 18a is shown. Specifically, Figure 8 illustrates that the CFG Config Manager module 352 interacts with the security server 68 and the download assistant 78 to obtain the information necessary to configure the front end computer 18a on boot up. In this regard, the CFG Config Manager module 352 is responsive to requests from the MIF Master Process module 354 to perform these configuration activities. In other words, the CFG Config Manager module 352 will locate the security server 68 through the broadcast network message (as described above) and load the security table 51 which is ultimately received from the security server. Additionally, the CFG Config Manager module 352 will also load both of the permissive tables 80a-82a from the download assistant 78. The CFG Config Manager module 352 also receives a memory map for each of the process control computers 12a-12b, such as the memory map 356 shown in Figure 8. The memory maps are used to enable the front end computer 18a to build the transfer tables (for example, transfer table 37) and interpret the data received in each of the reflective memory buffers 314. In other words, each of the memory maps identify the data which is stored in each addressable location of the dual-ported data memory 22 for each of the process control computers 12a-12b. As part of this process, the memory map divides the dual-ported data memory 22 of the process control computer 12 into logical segments. The first set of segments are used for SDSS data values, while the DSS data values include the SDSS memory segments, as well as additional segments.

As discussed above, the MI Sync subsystem 310 is responsible for grouping the DMA completion events relative

to the transfer of SDSS and DSS data for both process control computers 12a-12b into a cohesive pair of data tables that represent data for a given process control cycle snap-shot. For purposes of this discussion these DMA completion events will be referred to as the Left SDSS buffer, the Right SDSS buffer, the Left DSS buffer and the Right DSS buffer. The exact order in which these data buffers are received may vary, but the SDSS buffers will precede the DSS buffers.

The MI Sync subsystem 310 is responsive to the above identified DMA events. In this regard, the MI Sync subsystem 310 will wait for the completion of a DMA event, and then check the status to determine the type of buffer received. If the buffer received is an SDSS buffer and the front end computer 18 has already received a corresponding DSS buffer, then final completion processing will be performed. Likewise, if the buffer for this type has already been received, final completion processing will be performed. If the buffer received is not the first buffer, then the MI Sync subsystem 310 will check the time difference between the current time and the time at which the first buffer was received. If this difference exceeds a predetermined tolerance, such as 0.7 seconds, then the steps for final completion processing will be performed. If this is the first buffer (for example, the Left SDSS buffer), then the time that this buffer was received will be recorded. If this buffer was not expected at this point, then its status will be changed to expected. The pointer to this buffer will also be recorded, and the buffer will be marked as received.

10

15

20

25

The MI Sync subsystem 310 will also check to see if all expected buffers have been received (for example, the Left/Right SDSS and Left/Right DSS buffers). If all the expected buffers have been received, then final completion processing will be performed. During final completion processing, the buffer pointers for the received buffers will be copled to a system data structure which will allow other applications to access this data. This procedure is protected by a mutual exclusion semaphore, which is referred to as the "mutex". Additionally, the error counters will be zeroed for all received buffers. If any expected buffers were not received, the associated error counters will be incremented. If the error counters exceed the allowed threshold, then the affected buffers will be marked as not expected. Then all buffers will be marked as not received in order to set up the processing for the next set of buffers. Applications that access the memory buffers received may then copy the buffer pointers out of the shared system data structure for use.

In order to more fully illustrate the operation of the MI Sync subsystem 310, a module synopsis and the pseudo-code for this software will be presented below. Additionally, the data structures for the reflective memory buffers 314 will also be set forth as well to assist the interpretation of the pseudo-code. The data structures are contained in Tables 1-3, the module synopsis is contained in Table 4, and the pseudo-code follows immediately thereafter.

TABLE 1:

30	Reflective Memory Data Structures			
	Data Item	Data Format Description		
	Data Structure MI_RM	_DATA		
35	RM_MUTEX	Mutex	Mutex used to protect this data structure	
	RM_STATUS	Word	Indicates current reflective memory status	
	LEFT_SDSS_PTR	Pointer	Pointer to current left SDSS reflective memory buffer	
	RIGHT_SDSS_PTR	Pointer	Pointer to current right SDSS reflective memory buffer	
40	LEFT_DSS_PTR	Pointer	Pointer to current left DSS reflective memory buffer	
	RIGHT_DSS_PTR	Pointer	Pointer to current right DSS reflective memory buffer	
	FOX_DSS_PTR	Pointer	Pointer to current fox DSS reflective memory buffer	
	DOG_DSS_PTR	Pointer	Pointer to current dog DSS reflective memory buffer	
	FOX_MAP_PTR	Pointer	Pointer to current memory map (left or right) for the current fox buffer	
45	DOG_MAP_PTR	Pointer	Pointer to current memory map (left or right) for the current dog buffer	
# 3	FOX_SIDE	Longword	Indicates the channel that is the fox. 0 = left, 1 = right, -1 = undefined.	
	DOG_SIDE	Longword	Indicates the channel that is the dog. 0 = left, 1 = right, -1 = undefined.	
	LEFT_INFO_BYTE	Byte	Info byte for outbound CISS requests satisfied from the left buffer. Includes	
			fox/dog status.	
50	RIGHT_INFO_BYTE	Byte	Info byte for outbound CISS requests satisfied from the right buffer. Includes fox/dog stat	
	FOX_INFO_BYTE	Byte	Info byte for outbound CISS requests satisfied from the fox buffer. Includes left/right status.	
55	DOG_INFO_BYTE	Byte	Info byte for outbound CISS requests satisfied from the dog buffer. Includes	
			left/right status.	

TABLE 2:

	Reflective Memory Data Structures			
5 .	Data Item	Data Format Description		
	Data Structure MI_RMB		***	
10	NOTE:	The Reflective Memory Buffer Management Structure (MI_RMBMS) array consists of four MI_RMB_STATUS_TYPE (define below data structures). Each RMBMS entry is used to keep track of a specific reflective memory type (left/right SDSS and DSS). Symbolic indices are defined to access this array: MI_RM_L_SDSS, MI_RM_R_SDSS, MI_RM_L_DSS, and MI_RM_D_DSS.		
15	LAST_RECEIVED	Time	Specifies the time of receipt of	of the last buffer for this type.
20	DMA_EVENT	Object Variable	Contains the VAXELN object IFQ Driver when a DMA comp buffer completes.	ID for the event signaled by pletion for this type of memory
	ENABLE_EVENT	Object Variable	Contains the VAXELN object calling MI_ENABLE_STROBI have been enabled.	ID for the event signaled by ES to tell MI Sync that strobes
25	DISABLE_EVENT	Object Variable	Driver when a DMA completion	D for the eventsignaled by IFQ ons for this type of memory by ES to tell MI Sync that strobes
30	PEND_BUFF_PTR	Pointer	Contains a pointer to the DM	ne window. Reset to null by MI
35	RMB_STS	Longword	Longword bit masks indicatin memory buffer. The individua	
40		•	RMB_STS_V EXPECTED	Bit Bit in RMB_STS that indicated that the associated strobe for this reflective memory type is enabled, thus indicating that DMA completions are
45			RMB_STS_V_RECEIVED	expected. Bit Bit in RMB_STS used by
50 55			-	MI Sync to indicate that a DMA completion for this reflective memory type has occurred in the current DMA time window. Cleared whenever a complete set of buffers has been received,
				and then set for each individual buffer type as it is received.

TABLE 2: (continued)

	Reflective Memory Data Structures			
	Data Item Data Format Description Data Structure MI_RMBMS[4] - Structure Array			
5				
10			RMB_STS_V_DSS_BUFF	Bit MI Sync to indicate that a DMA completion for this reflective memory type has occurred in the current DMA time window. Cleared whenever a complete set of buffers has been received.
15				and then set for each individual buffer type as it is received. Indicates if the reflective buffer type in question is either for the left or right DSS reflective
25			RMB_STS_V_ENABLES	memory buffer. Bit Indicates if the associated strobe is enabled.
-	CONS_ERR_COUNT	Longword	Specifies the number of consecutive receive failures for this buffer type.	
30	DMA_ERR_COUNT	Longword	Specifies the number of cons failures for this buffer type.	ecutive DMA completion
35	ADSB	Structure	Specifies the Asynchronous Data Status Block used by the drive to indicated DMA completion status. This structure is of the IFQ\$_ADSB type and includes a status field and a buffer number field.	
40	BUFFER_PTR	Pointer Array[8]	The BUFFER_PTR array the addresses of up to eight DMA buffers used for this reflective memory type, in the order the buffers where specified in the IFQ\$_ENABLE_DSS or SDSS call. This array is subscripted by the buffer number field returned in the ADSB to retrieve the base address of	
45		·	the DMA buffer just received. allows for the maximum numb by the IFQ driver.	This dimension of this array per of DMA buffers supported
50	BUFF_HIST_IDX	Longword	Index to the BUFF_HIST_PT recently updates buffer.	R array. Indicates the most
55	BUFF_HIST_PTR	Pointer Array[8]	Circular buffer of most recent indicates the buffers received BUFF_HIST_IDX points to th	in the last eight seconds.

TABLE 2: (continued)

	Reflective Memory Data Structures			
Data Item Data Format Description				
Data Structure MI	Data Structure MI_RMBMS[4] - Structure Array			

TABLE 3:

10

,	Reflective Memory Data Structures			
15	Data Item	Data Format Description		
	Data Structure MI_RM_AL	ata Structure MI_RM_AUX		
20	LAST_DSS_L_PTR	Pointer	Pointer to most recent left DSS buffer. Set by MI Sync and used by MI Health Check and MI System Messages.	
	LAST_DSS_R_PTR	Pointer	Pointer to most recent right DSS buffer. Set by MI Sync and used by MI Health Check and MI System Messages.	
25	WD_FLAG	Longword	Flag used by MI Sync and MI Watchdog to check for MI Sync activity.	
	DMA_BUFFER_COUNT	Longword	Specifies the number of DMA buffers currently in use. Copied from MIF_MP.NUM_DMA_BUFFERS on startup.	
30	TIME_CHANGE	Event Object	Set when a time change occurs. Tells MI Sync tore- determine the time of the first DMA receipt.	
35	SYSMSG_L_SEMA	Semaphore Object	Set by MI Sync to trigger MI System Messages to process left reflective memory.	
	SYSMGR_R_SEMA	Semaphore Object	Set by MI Sync to trigger MI System Messages to process right reflective memory.	
40	HEALTH_L_SEMA	Semaphore Object	Set by MI Sync to trigger MI Health Check to process process left reflective memory.	
45	HEALTH_R_SEMA	Semaphore Object	Set by MI Sync to trigger MI Health Check to process right reflective memory.	

TABLE 4:

50	Reflective Memory Data Structures			
	Data Item	Data Format Description		
	Module Synopsis for MI_SYNC_MAIN			
	ABSTRACT	Synchronizes receipt of in-incoming	DMA buffers	
55	MODULE TYPE	Process mainline	·	

TABLE 4: (continued)

	Reflective Memory Data S	Structures
Data Item	Data Format Description	
Module Synopsis for MI_S	YNC_MAIN	• •
EVENTS/SEMAPHORES	MI_RMBMS(*). EVENT	The four (left/right DSS/SDSS) completion events signaled by the IFQ DMA_Driver process on receipt of a new reflective men buffer. Indices to the MI_RMBMS array are MI_RM_L_DSS, MI_RM_R_DSS, MI_RM_L_SDSS and MI_RM_R_SDSS.
	MI_RMBMS(*). ENABLE_EVENT	The four (left/right DSS/SDSS) DMA enable events. These are signaled by MI_ENABLE_STROBES to notify MI Syncochanges in the receipt of SDSS and DSS Dupdates.
	MI_RMBMS(*). DISABLE_EVENT	The four (left/right DSS/SDSS) DMA disable events. These are signaled by MI_DISABLE_STROBES to notify MI Synchanges in the receipt of SDSS and DSS Eupdates.
	MI_RM_AUX_HEALTH_LSEMA	Signaled to tell MI MOD Health to process health bits.
	MI_RM_AUX_HEALTH_R_SEMA	Signaled to tell MI MOD Health to process health bits.
	MI_TM_AUX_SYSMSG_L_SEMA	Signaled to tell MI System Messages to prod left system messages.
	MI_TM_AUX_SYSMSG_R_SEMA	Signaled to tell MI MOD Health to process system messages.
OTHER INPUTS	MI_RMBMS(*). ADSB	Asyncronous Data Status Blocks for each o four DMA completion events.
	DSS data buffer	Accessed at offset MI_TASK_STATE_L or MI_TASK_STATE_R to determine FOX/D0 status.
OTHER OUTPUTS	MI_RM_DATA ,	Structure containing current reflective men pointers.
	MI_RM_AUX. WD_FLAG	Set to 1 to indicate receipt of data.
CALLED ROUTINES	KER\$WAIT_ANY	
CONDITION	KER\$CLEAR_EVENT KER\$LOCK_MUTEX KER\$UNLOCK_MUTEX MIF_NORMAL	
CODES	MIF_IFQ_ERROR	

TABLE 4: (continued)

Reflective Memory Data Structures		
Data Item	Data Format Description	
Module Synopsis fo	or MI_SYNC_MAIN	
	MIF_APP_ERROR	

```
MI SYNC MAIN Pseudo-code
       PROGRAMMI SYNC MAIN
5
       waiting for first DMA = true
10
       REPEAT
                  issue the wait any for the four DMA completion events.
            /*
                  the an enable or disable of strobes, or time changes: */
15
             CALL KERSWAIT ANY with
                                        MI RMBMS[0].DMA EVENT,
                                        MI RMBMS[1].DMA EVENT,
20
                                        MI RMBMS[2].DMA EVENT,
                                        MI RMBSM(3).DMA EVENT,
                                        MI RMBSM(0). ENABLE EVENT,
                                        MI RMBMS[1].ENABLE EVENT,
25
                                        MI RMBMS[2].ENABLE EVENT,
                                        MI RMBMS(3). ENABLE EVENT,
                                        MI RMBMS[0].DISENABLE EVENT,
30
                                        MI RMBMS[1].DISENABLE EVENT,
                                        MI RMBMS(2).DISENABLE EVENT,
                                        MI RMBMS[3].DISENABLE EVENT,
35
                                        MI RM AUX.TIME CHANGE, and wait_result
             RMBMS idx = (wait result - 1) MOD 4
40
             case idx = wait result DIV 4
             CASE [case idx]
                  [0]
                        Call DMA Completion
45
                  [1]
                        Call DMA Enable
                  [2]
                        Call DMA Disable
                  [3]
                        Call Time Change
50
             ENDCASE
```

```
REPEAT for i = 0 to 3
                      still waiting = iMI-RMBMS(i).RMB STS V EXPECTED is set
                      and RMB STS // RECEIVED is clear
5
                UNTIL (still _ waiting or final iteration)
10
                !F "still waiting THEN
                      We have a complete set of buffers;
15
                      Check MOD TASK values for valid combination
                      CALL update pointer (MIF NORMAL)
                      waiting_for_first_DMA = true
20
                ENDIF
25
                UNTIL MIF shutdown required
                 EXIT
30
           SUBROUTINE DMA Completion
                 CALL KERSCLEAR _ EVENT MI RMBMS[RMBMS idx].DMA _ EVENT
                 MI RM AUX.WD FLAG = 1
35
                 current time = Current system time
                 IF waiting for first DMA
40
                       first dma time = current time
                       waiting for first DMA = false
                 ELSE
45
                       If current_time - first_dma_time > MI Sync_TOLERANCE
                             Lag Error "Out of sync-- Did not receive required DMA"
                             Check for excessive failures:
50
                             FORi = 0 to 3
                                   MI-RMBMS[i].RMS STS V EXPECTED is set
                                               and RMB_STS_V_RECEIVED is clear
55
                                   MI_RMBMS(i).PEND_BUFF_PTR = null
```

```
Log Error "Failed to receive DMA for [DMA type]"
                                       MI RMBMS[i].RMB CONS ERRORS =
5
              RMB CONS ERRORS + 1
                                       IF MI RMBMS[i].RMB CONS ERRORS > tolerance then
                                                   Log Error "No longer expecting [DMA type]--
                                                   too many consecutive failures"
10
                                                   (broadcast error message)
                                                   Clear MI RMBMS[i].RMB STS.V EXPECTED
15
                                       ENDIF
                                 ENDIF
                           ENDFOR
20
                           Update pointers with available data:
                           CALL update pointers (MIF NO SYNC)
                            first dma time = current time
25
                           /* Fall through to use this buffer as the first buffer
                             in the next set... */
                            ENDIF
                     ENDIF
30
                     If buffer type is SDSS and DSS and corresponding DSS received,
                            then CALL update pointers
35
                      ENDIF
                      WITH MI RMBMS (RMBMS Idx)
40
                            If * RMB STS V RECEIVED is set
                                  Log Error ("Out of Sync-- DMA collision")
                                  CALL update pointers (MIF_DMA_COLL)
45
                                  first dma time = current time
                                  /* Fall through to use this buffer as the first
                                    in the next set... */
                            ENDIF
50
                             IF *.RMB_STS_ V EXPECTED is not set
                                   Log Error ("Unexpected DMA completion")
                            ENDIF
```

```
If * RMB STS V DISABLED is set
                       Log Error ("Received complete for disabled strobe")
5
                       Return
                  ENDIF
             Check DMA completion status in ADSB
10
            IF error
                  *CONS ERR COUNT = *CONS ERR COUNT + 1
                  IF *.CONS ERR COUNT < 5 Then
15
                       Log Error ("DMA failure on channel")
                  ELSE
                       IF *.CONS ERR COUNT MOD 300 = 1
                       Log Error ("DMA still failing")
20
                        ENDIF
                  ENDIF
             ELSE
25
                  *.CONS ERR COUNT = 0
             ENDIF
30
             rm buffer ptr = *.BUFFER PTR[*.ADSB.buffer number-1]
             *.RECEIVED DATE TIME = current time
             * PEND BUFF PTR = rm buffer ptr
35
              *.RMB STS V EXPECTED = true
40
             Set *.RMB STS V RECEIVED
              IF*.RMB STS V DSS BUFF is set
45
                    get mod state using rm buffer ptr offset by *.RM TASK OFFSET
                    *.MOD TASK = mod state
               IFRMBMS-IDX = MI RM L DSS
                   MI RM AUX.LEFT RM PTR = rm buffer ptr
50
                   Signal MI RM AUX.HEALTH L EVENT
                   Signal MI RM AUX.SYSMSG L EVENT
               ELSE
55
                   MI RM AUX.RIGHT RM PTR = rm buffer ptr
```

	Signal MI_RM_AUX.HEALTH_R_EVENT
	Signal MI_RM_AUX.SYSMSG_R_EVENT
5	ENDIF
	ENDIF
10	ENDWITH
	RETURN
15	END SUBROUTINE
20	
	SUBROUTINE DMA_ENABLE
25	. Clear MI_RMBMS(RMBMS_idx).DMA_ENABLE (KER\$CLEAR_EVENT)
	MI_RMBMS [RMBMS_idx].RMB_STS_V_DISABLED = false
	MI_RMBSM (RMBMS_idx).RMB_STS_V_EXPECTED = true RETURN
30	
	END SUBROUTINE
35	
	SUBROUTINE DMA_DISABLE
40	Clear MI_RMBMS [RMBMS_idx].DMA_DISABLE (KER\$CLEAR_EVENT)
	MI_RMBMS [RMBMS_idx].RMB_STS_V_DISABLE = true
	MI_RMBMS [RMBMS_idx].RMB_STS_V_EXPECTED = false
45	MI_RMBMS [RMBMS_idx].PEND_BUFF_PTR = Null
	RETURN
50	END SUBROUTINE
55	SUBROUTINE TIME CHANGE

```
CALL KERSCLEAR EVENT with MI 30 AUX.TIME CHANGE
                  current time = Current system time
                  first oma time = current time
5
                  RETURN
             END SUBROUTINE
10
       SUBROUTINE update pointers (state)
15
            Lock MI_RM GLOBALS mutex
20
            MI RM DATA.RM STATUS = state
             Copy the LEFT/SIDE SDSS/DSS pointers:
25
             MI RM DATALLEFT SDSS PTR =
                  MI RMBMS (MI SDSS_L_IDX).PEND_BUFF_PTR
             MI_RM DATA.RIGHT SDSS PTR =
                  MI RMBMS (MI SDSS R IDX).PEND BUFF PTR
30
             MI RM DATALEFT DSS PTR =
                  MI RMBMS (MI DSS L IDX).PEND BUFF PTR
             MI RM DATA.RIGHT DSS PTR =
35
                  MI-RMBMS (MI_DSS_R IDX).PEND BUFF PTR
             Clear FOX/DOG pointers:
             MI RM DATA.FOX DSS PTR = null
40
             MI RM DATA.DOG DSS PTR = null
             MI RM DATA.FOX MAP PTR = null
             MI RM DATA.DOG MAP PTR = null
45
             Mark the info byte as "not prime" until proven otherwise:
             Clear MI RM DATA.RIGHT INFO-BYTE prime bit /* Bit 0 */
             Clear MI RM DATA:LEFT INFO-BYTE prime bit
50
             Set Fox side and dog side to "unknown" (1):
             MI RM DATA FOX SIDE = -1
             MI RM DATA.DOG SIDE = -1
```

```
Determine new FOX/DOG information:
            IF MI RMBMS (MI-DSS-L-IDX) MOD STATUS = fox status or eagle status
             MI RM DATA.FOX DSS PTR =
                 MI RMBMS (MI DSS_L IDX).PEND_BUFF_PTR
             MI RM DATA.FOX MAP PTR = Addr (MEMORY MAP L TABLE)
10
             Set MI_RM_DATA.FOX_INFO_BYTE1eft/right bit _ /* bit 0 */
             Set MI RM DATALEFT INFO BYTE prime bit
                                                       /* bit 2 */
             MI RM DATA.FOX SIDE = 0 /* Left */
15
             IF MI RMBMS (MI DSS R IDX).MOD STATUS = dog_status or "task 8"
                 MI RM DATA.DOG DSS PTR =
20
                      MI RMBMS (MI DSS R IDX). PEND BUFF PTR
                 MI RM DATA DOG MAP PTR = Addr (MEMORY MAP L TABLE)
                 Clear MI RM DATA DOG INFO BYTE left/right bit
                 MI RM DATA.DOG SIDE = 1 /* Right */
25
             ENDIF
            ELSE
30
             IF MI RMBMS (MI DSS R IDX).MOD STATUS = fox status or eagle status
                 MI RM DATA.FOX DSS PTR =
35
                       MI RMBMS (MI DSS R IDX).PEND BUFF PTR
                 MI RM DATA.FOX MAP PTR = Addr (MEMORY MAP R TABLE)
                 Clear MI_RM_DATA.FOX INFO BYTE left/right bit
                 Set MI RM DATA.RIGHT INFO BYTE prime bit
40
                  MI RM DATA.FOX SIDE = 1 /* Right */
                  IF RMBMS (MI DSS L IDX).MOD STATUS = dog status or "task B"
45
                       MI RM DATA.DOG DSS PTR =
                            MI RMBMS (MI DSS L IDX).PEND BUFF PTR
                       MI RM DATA.DOG MAP PTR = Addr (MEMORY MAP L TABLE)
50
                       Set MI RM DATA.DOG INFO-BYTE left/right bit
                       MI RM DATA.DOG SIDE = 0 /* Left */
```

ENDIF

ENDIF

ENDIF

Release MI RM GLOBALS mutex

Clear context:

 $FOR_1 = 0 \text{ to } 3$

MI_RMBMS (i).PEND_BUFF-PTR = null

Clear MI RMBMS (i).RMB STS V_RECEIVED

ENDFOR

END SUBROUTINE

END PROGRAM

30

35

40

45

50

5

10

15

20

25

Referring to Figure 9, a diagrammatic illustration is shown of the relationship between the reflective memory buffers 314 in the front end computer 18a, the transfer map 37 in the IFS circuit 28 and the dual-ported data memory 22 in the process control computers 12a-12b. For purposes of illustration, the data memory 22 is shown to include only two segments. The transfer map 37 indicates that data memory addresses 2000 to 2002 (hex) in the first segment, and data memory addresses 4100 to 4105 (hex)in the second segment are to be transferred to the reflective memory buffer 46a. More specifically, it should be observed that the transfer map 37 creates a block of contiguous data elements from memory locations in the data memory 22 which are not necessarily contiguous.

Referring to Figure 10, a block diagram of the IFS circuit 28 is shown. In this block diagram, the individual transmitters and receivers (for example, transmitter 38a and receiver 40a) are shown in a single block 400 which also includes the AT&T ODL200 series light converters. The IFS circuit 28 also includes control blocks 402-404 which govern the transfer of data/address signals to and from the transmitter/receiver block 400. In this regard, the IFS circuit 28 includes both an address buffer 406 and a data buffer 408 to facilitate these signal transfers. An address latch 410 is also provided for sending a data memory address to the stealth port. Similarly, a transceiver 412 is provided to enable the IFS circuit 28 to send or receive data information via the data bus of the stealth interface circuit 16.

The IFS circuit 28 also includes a stealth timing and control circuit 414. The stealth timing and control circuit 414 includes one or more Programmable Array Logic circuits to implement a state machine for processing specific signals to or from the stealth interface circuit 16. For example, when the SDSS signal is received, it provides an indication to the the IFS circuit 28 that a valid window exists for reading from the data memory 22. Assuming that the arbitration circuit on the stealth interface circuit 16 also grants access to the data memory 22, then the stealth timing and control circuit 414 will appropriately set the control status register 416. The data out control circuit 404 will respond by causing a DMA counter circuit 418 to start counting down to zero from a pre-set value. The DMA counter 418 will decrement with each data word read from the data memory 22. The DMA counter 418 in turn controls a DMA word count circuit 420 which generates an address in the transfer map 37. In other words, the DMA word count circuit 420 points to an address in the transfer map 37, which in turn points to an address in the data memory 22. Through this form of indirection, the IFS circuit 28 will read each of the locations of the data memory 22 that are specified in the transfer map 37 for the particular window permitted by the process control computer 12 through the stealth interface circuit 16.

Referring to Figure 11, a block diagram of the IFQ circuit 30 is shown. The IFQ circuit 30 includes the Intel 80186 microprocessor, as discussed above, and the program for this microprocessor is stored in EPROM 420. Additionally, an address latch 422 is coupled to the address bus 424 of the microprocessor 42. Similarly, a data buffer 426 is connected to the data bus 428 of the microprocessor 42. A 64Kb RAM circuit 430 is also coupled to both the address bus 424 and the data bus 428. The RAM circuit 430 is used to store system data, such as one or more stacks and other operational data structures for the microprocessor 42.

The IFQ circuit 30 also includes a fiber interface "daughter" board 432, which contains the circuits directly responsible for transmitting and receiving signals over the fiber optic cables 32. In this regard, block 434 includes the two channels of light converters and receiver circuits, and block 436 includes the two channels of light converters and transmitter/receiver circuits, as discussed above. With the Gazelle serial transmitter/receiver pairs, each of the fiber optic links to the IFS circuits 28a-28b is capable of transmitting 2.5 million, 40 bit frames per second. Block 44 represents the two 128Kb data buffers used for initially storing SDSS and DSS data which is asynchronously received from the process control computers 12a-12b, as discussed in connection with Figure 1. These "link" data buffers are preferably implemented using two independent memories in a dual-port configuration, one for each fiber optic channel, in order to provide real-time uninterrupted gathering of process data and messages from the IFS circuits. The block 438 represents the provision of at least one word register (for each fiber optic channel) used to hold serial data to be transmitted to one of the process control computers 12a-12b.

The block 440 represent the logic circuits for controlling the storing of information into the data buffers 44 and the word register 438. The logic circuits 440 includes one or more Programmable Array Logic ("PAL") circuits for implementing a state machine for handling these data write operations. For example, when a forty bit data frame is received from one of the process control computers 12a-12b, the logic circuits 440 will decode the address and control bit in order to steer the data bits to the appropriate memory location in the data buffers 44. The fiber interface daughter board 432 also includes an interrupt circuit block 442 which contains the interrupt logic for helping the microprocessor 42 understand the state of the data write activities. In this regard, at least two separate interrupt lines are used to interconnect the interrupt circuit block 442 with the microprocessor 42 (one per fiber optic channel). Both the IFS circuit 28 and the fiber interface daughter board 432 of the IFQ circuit 30 also include a PAL state machine which examines incoming frames for errors (for example, parity errors and 4B/5B link errors). In one embodiment of the front end communication system 10, all of the state machines on the IFQ circuit 30 operate from a 20MHz clock signal which is derived from the 10MHz clock signal of the microprocessor 42.

The microprocessor 42 is programmed to provide at least two DMA engines for moving data. For example, the microprocessor 42 will respond to appropriate interrupt signals from the interrupt circuit block 442 by moving data from the data buffers 44 to a dual-ported 64Kb RAM circuit 444, which acts to provide a bucket brigade storage medium. Then, once sufficient data is stored in the dual-ported RAM circuit 444 (for example, 8Kb), the DMA state machine in the first in, first out ("FIFO") DMA control block 446 will move this data over the Q-bus 302 of the front end computer 18. Memory cycles are preferably interleaved between both the microprocessor 42 system bus and the Q-bus, with the system bus of the microprocessor 42 given top priority. A status register circuit 448 and a CSR circuit 450 are provided to transfer status and control information. Additionally, as shown in Figure 11, an address buffer 452 and a DMA/FIFO counter 454 are also coupled to the address lines of the dual-ported RAM circuit 444. Similarly, a DMA/FIFO data buffer 456 for the Q-bus 302 and a data buffer for the microprocessor 42 are also coupled to the data lines of the dual-ported RAM circuit 444.

Claims

10

25

30

35

40

50

- A method of providing secure communications between a plurality of computers on a network (20) on the basis of an acceptable response to the transmission of an unpredictable signal from one of said computers, characterized by the steps of:
 - a) establishing a time-limited communication contract between first (18a;18b) and second (70;72) computers on said network, said time limited communication contract being established on the basis of an acceptable response to the transmission of an unpredictable signal from one of said computers and being valid for a predetermined time period, said time period beginning with the establishing of the contract;
 - b) establishing a new time limited communication contract between said first and second computers before said predetermined time period expires, said new time limited communication contract being established on the basis of an acceptable response to the transmission of a new unpredictable signal from one of said computers and being valid for said predetermined time period, said time period beginning with the establishing of the new contract;
 - c) repeating step b) as long as a valid communication contract exists; and

d) enabling a designated type of signal communication between said first and second computers only as long as a valid communication contract exists.

- 2. The method according to claim 1, wherein said stet of establishing a time limited communication contract includes the steps of generating (246) an unpredictable signal at said first computer (18a;18b), transmitting (248) said unpredictable signal to said second computer (70;72), generating (250) a predicatable modification to said unpredictable signal at said second computer (70;72), transmitting (252) said modified unpredictable signal to said first computer (18a;18b), and determining (254,256) at said first computer (18a;18b) whether said modified unpredictable signal is acceptable before permitting (266) said designated type of signal communication between said first and second computers.
 - 3. The method according to claim 2, wherein said modified unpredictable signal is determined to be acceptable if it matches an expected modification of said unpredictable signal.
- 15 4. The method according to claim 3, wherein said unpredictable signal is a pseudo-random number.

5

10

25

50

- The method according to claim 4, wherein said predictable modification of said unpredictable signal is an encrypted form of said pseudo-random number.
- 20 6. The method according to claim 3 or 4, wherein said pseudo-random number has a digital length of at least 32 bits.
 - 7. The method according to one of claims 4 to 6, wherein said pseudo-random number is encrypted by said second computer (70;72) in accordance with an algorithm which is unique to the compiled version of an application program running in said first computer (18a;18b).
 - 8. The method according to one of the preceding claims, wherein said designated type of signal communication includes an instruction from said second computer (70;72) to said first computer (18a;18b) which commands a modification of at least one process control variable.
- 30 9. The method according to one of the preceding claims, wherein a new time limited communication contract is established at intervals of less than one minute.
 - 10. The method according to claim 9, wherein said predetermined time period is less than one minute.
- 35 11. The method according to claim 10, wherein said predetermined time period is less than 30 seconds.
 - 12. The method according to one of the preceding claims, wherein the establishing of said communication contracts is initiated by said first computer (18a;18b).
- 40 13. The method according to claim 12, wherein a communication contract is offered by a contract offer message only to a second computer (70;72) being identified in a security table (S1) as having a corresponding authorization, said security table (S1) being stored in said first computer (18a; 18b).
- 14. The method according to claim 13, wherein the authorization is disabled, if the response of said second computer (70;72) to the transmisison of said unpredictable signal is not acceptable or if said second computer (70;72) does not respond to a predetermined number of successive contract offers within a respective time-out period.
 - 15. The method according to claim 13 or 14, wherein said security table (S1) is installed in said first computer (18a; 18b) via communication from a separate security server (68) upon initialization of said first computer (18a;18b).
 - 16. A secure front end communication system for at least one process control computer (12a;12b) which controls the operation of a physical process, including a computer network (20) for enabling communication between a plurality of computers, and at least one computer entity (70;72) connected to said computer network, characterized by: at least one front end computer (18a,18b) connected between said process control computer (12a;12b) and said computer network (20), said front end computer (18a;18b) having means for:
 - a) establishing a time limited communication contract with said computer entity (70;72), said time limited communication contract being established on the basis of an acceptable response to the transmission of an un-

predictable signal from said front end computer (18a;18b) to said computer entity (70;72) and being valid for a predetermined time period, said time period beginning with the establishing of the contract;

- b) establishing a new time limited communication contract with said computer entity (70;72) before said predetermined time period expires, said new time limited communication contract being established on the basis of an acceptable response to the transmission of a new unpredictable signal from said front end computer (18a;18b) to said computer entity (70;72) and being valid for said predetermined time period, said time period beginning with the establishing of the new contract;
- c) repeating step b) as long as a valid communication contract exists; and

5

10

15

20

30

40

50

- d) enabling a designated type of signal communication between said computer entity (70;72) and said process control computer (12a;12b) via said front end computer (18a;18b) only as long as a valid communication contract exists.
- 17. The secure front end communication system according to claim 16, wherein said computer entity (70;72) includes means (250) for generating an expected modification of said unpredictable signal, and said establishing means in said front end computer (18a;18b) includes means (254,262) for determining whether the modified unpredictable signal received from said computer entity (70;72) is acceptable.
- 18. the secure front end communication system according to claim 17, wherein said establishing means determines that said modified unpredictable signal is acceptable if it matches an expected modification of said unpredictable signal.
- 19. The secure front end communication system according to claim 18, wherein said unpredictable signal is a pseudorandom number.
- 25 20. The secure front end communication system according to claim 19, wherein said expected modification of said unpredictable signal is an encrypted form of said pseudo-random number.
 - 21. The secure front end communication system according to claim 19 or 20, wherein said pseudo-random number has a digital length of at least 32 bits.
 - 22. The system according to one of claims 19 to 21, wherein said computer entity (70;72) encrypts said pseudo-random number in accordance with an algorithm which is unique to the compiled version of an application program running in said process control computer.
- 23. The secure front end communication system according to one of claims 16 to 22, wherein a new time limited communication contract is established at intervals of less than one minute.
 - 24. The secure front end communication system according to claim 23, wherein said predetermined time period is less than one minute.
 - 25. The secure front end communication system according to claim 24, wherein said predetermined time period is less than 30 seconds.
- 26. The secure front end communication system according to one of claims 16 to 25, wherein the establishing of said time limited communication contracts is initiated by said front end computer (18a;18b).
 - 27. The secure front end communication system according to claim 26, wherein a communication contract is offered by a contract offer message only to a computer entity (70;72) being identified in a security table (S1) as having a corresponding authorization, said security table (S1) being stored in said front end computer (18a;18b).
 - 28. The secure front end communication system according to claim 27, wherein the authorization is disabled if the response of said computer entity (70;72) to the transmission of said unpredictable signal is not acceptable or if said computer entity (70;72) does not respond to a predetermined number of successive contract offers within a respectibe time-out period.
 - 29. The secure front end communication system according to claim 27 or 28, wherein said security table (S1) is installed in said front end computer (18a; 18b) via communication from a separate security server (68) upon initialization of said front end computer (18a; 18b).

- **30.** The secure front end communication system according to one of claims 16 to 29, wherein said designated type of signal communication includes an instruction from said computer entity (70;72) to said process control computer (12a;12b) that commands a modification of at least one process control variable.
- 31. The secure front end communication system according to claim 30, wherein said front end computer (18a;18b) includes means for storing at least one permissive table (PL,PR), and means (270,274) for determining whether such an instruction from said computer entity (70;72) will be transmitted by said front end computer (18a;18b) to said process control computer (12a; 12b) from a comparison of the process control variable sought to be modified and an enable indicator contained in said Dermissive table (PL,PR) for said process control variable.
- 32. The secure front end communication system according to one of claims 16 to 31, further including a security server (68) connected to said computer network (20), said security server (68) having means for storing a security table (\$1,\$2) which identifies the computer entities on said computer network (20) that are permitted to send commands to said process control computer (12a;12b), and means (204) for responding to a network message (202) from said front end computer (18a;18b) which requests a copy of said security table (\$1;\$2) by transmitting a responsive network message (206) which includes an encrypted transformation of an unpredictable component contained in said requesting network message (202) from said front end computer (18a;18b).
- 33. The secure front end communication system according to one of claims 16 to 32, wherein said computer network (20) includes a plurality of network segments (PAN-1, PAN-2, PAN-3), and means (62;64) for preventing the transmission of a network message that includes such a variable modification instruction to the network segment (PAN-1;PAN-2) on which said front end computer (18a;18b) resides from at least one other network segment (PAN-2; PAN-1;PAN-3) of said computer network (20).

Patentansprüche

5

10

15

25

30

35

40

45

50

55

 Verlahren zum Vorsehen sicherer Kommunikation zwischen einer Mehrzahl von Computern an einem Netz (20) auf der Grundlage einer akzeptablen Reaktion auf die Übertragung eines unvorhersagbaren Signals von einem der Computer,

gekennzeichnet durch die Schritt:

- a) Etablieren eines zeitbegrenzten Kommunikationskontrakts zwischen einem ersten (18a; 18b) und einem zweiten (70; 72) Computer am Netz, wobei der zeitbegrenzte Kommunikationskontrakt auf der Basis einer akzeptablen Reaktion auf die Übertragung eines unvorhersagbaren Signals von einem der Computer etabliert wird und für eine vorbestimmte Zeitperiode gültig ist, wobei die Zeitperiode mit dem Etablieren des Kontrakts anfängt;
- b) Etablieren eines neuen zeitbegrenzten Kommunikationskontrakts zwischen dem ersten und dem zweiten Computer bevor die vorbestimmte Zeitperiode abläuft, wobei der neue zeitbegrenzte Kommunikationskontrakt auf der Basis einer akzeptablen Reaktion auf die Übertragung eines neuen unvorhersagbaren Signals von einem der Computer etabliert wird und für die vorbestimmte Zeitperiode gültig ist, wobei die Zeitperiode mit dem Etablieren des neuen Kontrakts anfängt;
- c) Wiederholen des Schritts b), solange ein gültiger Kommunikationskontrakt existiert; und
- d) Freigeben eines bestimmten Typs von Signalkommunikation zwischen dem ersten und dem zweiten Computer nur so lange, wie ein gültiger Kommunikationskontrakt existiert.
- 2. Verfahren nach Anspruch 1, bei dem der Schritt des Etablierens eines zeitbegrenzten Kommunikationskontrakts die Schritte umfaßt: Erzeugen (246) eines unvorhersagbaren Signals an dem ersten Computer (18a; 18b), Übertragen (248) des unvorhersagbaren Signals zu dem zweiten Computer (70; 72), Erzeugen (250) einer vorhersagbaren Modifikation des unvorhersagbaren Signals am zweiten Computer (70; 72), Übertragen (252) des modifizierten unvorhersagbaren Signals zu dem ersten Computer (18a; 18b), und Bestimmen (254, 256) am ersten Computer (18a; 18b), ob das modifizierte unvorhersagbare Signal akzeptabel ist, bevor der bestimmte Typ von Signalkommunikation zwischen dem ersten und dem zweiten Computer zugelassen (266) wird.
- 3. Verfahren nach Anspruch 2, bei dem das modifizierte unvorhersagbare Signal als akzeptabel bestimmt wird, wenn es einer erwarteten Modifikation des unvorhersagbaren Signals entspricht.

4. Verfahren nach Anspruch 3, bei dem das unvorhersagbare Signal eine Pseudo-Zufallszahl ist.

5

15

25

30

35

40

50

- Verfahren nach Anspruch 4, bei dem die vorhersagbare Modifikation des unvorhersagbaren Signals eine verschlüsselte Form der Pseudo-Zufallszahl ist.
- Verfahren nach Anspruch 3 oder 4, bei dem die Pseudo-Zufallszahl eine digitale Länge von wenigstens 32 Bit aufweist.
- Verfahren nach einem der Ansprüche 4 bis 6, bei dem die Pseudo-Zufallszahl durch den zweiten Computer (70;
 entsprechend eines Algorithmus verschlüsselt wird, der für die compilierte Version eines in dem ersten Computer (18a; 18b) laufenden Anwendungsprogramms einmalig ist.
 - 8. Verfahren nach einem der vorangehenden Ansprüche, bei dem der bestimmte Typ von Signalkommunikation eine Instruktion vom zweiten Computer (70; 72) zum ersten Computer (18a; 18b) umfaßt, die eine Modifikation wenigstens einer Prozeßsteuerungsvariablen anweist.
 - 9. Verfahren nach einem der vorangehenden Ansprüche, bei dem ein neuer zeitbegrenzter Kommunikationskontrakt in Intervallen von kürzer als eine Minute etabliert wird.
- 20 10. Verfahren nach Anspruch 9, bei dem die vorbestimmte Zeitperiode k
 ürzer als eine Minute ist.
 - 11. Verfahren nach Anspruch 10, bei dem die vorbestimmte Zeitperiode kürzer als 30 Sekunden ist.
 - 12. Verfahren nach einem der vorangehenden Ansprüche, bei dem das Etablieren der Kommunikationskontrakte durch den ersten Computer (18a; 18b) initiiert wird.
 - 13. Verfahren nach Anspruch 12, bei dem ein Kommunikationskontrakt durch eine Kontraktangebotsmitteilung nur einem zweiten Computer (70; 72) angeboten wird, der in einer Sicherheitstabelle (S1) dahin-gehend identifiziert ist, daß er eine entsprechende Autorisierung aufweist, wobei die Sicherheitstabelle (S1) in dem ersten Computer (18a; 18b) gespeichert ist.
 - 14. Verfahren nach Anspruch 13, bei dem die Autorisierung aufgehoben wird, falls die Reaktion des zweiten Computers (70; 72) auf die Übertragung des unvorhersagbaren Signals nicht akzeptabel ist oder falls der zweite Computer (70; 72) nicht innerhalb einer jeweiligen Auszeitperiode auf eine vorbestimmte Anzahl aufeinanderfolgender Kontraktangebote reagiert.
 - 15. Verfahren nach Anspruch 13 oder 14, bei dem die Sicherheitstabelle (S1) in dem ersten Computer (18a; 18b) vermittels Kommunikation von einem separaten Sicherheitsserver (68) auf die Initialisierung des ersten Computers (18a; 18b) installiert wird.
 - 16. Sicherheits-Vorfeld-Kommunikationssystem für wenigstens einen Prozeßsteuerungscomputer (12a; 12b), der den Lauf eines physikalischen Prozesses steuert, umfassend ein Computernetz (20) zum Ermöglichen von Kommunikation zwischen einer Mehrzahl von Computern sowie wenigstens eine Computereinheit (70; 72), die mit dem Computernetz verbunden ist,
- gekennzeichnet durch wenigstens einen Vorfeldcomputer (18a, 18b), der zwischen den Prozeßsteuerungscomputer (12a; 12b) und das Computernetz (20) zwischengeschaltet ist, wobei der Vorfeldcomputer (18a; 18b) Mittel aufweist zum:
 - a) Etablieren eines zeitbegrenzten Kommunikationskontrakts mit der Computereinheit (70; 72), wobei der zeitbegrenzte Kommunikationskontrakt auf der Basis einer akzeptablen Reaktion auf die Übertragung eines unvorhersagbaren Signals von dem Vorfeldcomputer (18a; 18b) an die Computereinheit (70; 72) etabliert wird und für eine vorbestimmte Zeitperiode gültig ist, wobei die Zeitperiode mit dem Etablieren des Kontrakts anfängt:
 - b) Etablieren eines neuen zeitbegrenzten Kommunikationskontrakts mit der Computereinheit (70; 72) bevor die vorbestimmte Zeitperiode abläuft, wobei der neue zeitbegrenzte Kommunikationskontrakt auf der Basis einer akzeptablen Reaktion auf die Übertragung eines neuen unvorhersagbaren Signals von dem Vorfeldcomputer (18a; 18b) an die Computereinheit (70; 72) etabliert wird und für die vorbestimmte Zeitperiode gültig ist, wobei die Zeitperiode mit dem Etablieren des neuen Kontrakts anfängt;

c) Wiederholen des Schritts b), solange ein gültiger Kommunikationskontrakt existiert; und

5

10

20

- d) Freigeben eines bestimmten Typs von Signalkommunikation zwischen der Computereinheit (70; 72) und dem Prozeßsteuerungscomputer (12a; 12b) über den Vorfeldcomputer (18a; 18b) nur so lange, wie ein gültiger Kommunikationskontrakt existiert.
- 17. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 16, bei dem die Computereinheit (70; 72) Mittel (250) zum Erzeugen einer erwarteten Modifikation des unvorhersagbaren Signals umfaßt und das Etablierungsmittel in dem Vorfeldcomputer (18a; 18b) Mittel (254, 262) umfaßt zum Bestimmen, ob das von der Computereinheit (70; 72) empfangene modifizierte unvorhersagbare Signal akzeptabel ist.
- 18. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 17, bei dem das Etablierungsmittel bestimmt, daß das modifizierte unvorhersagbare Signal akzeptabel ist, wenn es einer erwarteten Modifikation des unvorhersagbaren Signals entspricht.
- Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 18, bei dem das unvorhersagbare Signal eine Pseudo-Zufallszahl ist.
 - 20. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 19, bei dem die erwartete Modifikation des unvorhersagbaren Signals eine verschlüsselte Form der Pseudo-Zufallszahl ist.
 - Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 19 oder 20, bei dem die Pseudo-Zufallszahl eine digitale Länge von wenigstens 32 Bit aufweist.
- 22. System nach einem der Ansprüche 19 bis 21, bei dem die Computereinheit (70, 72) die Pseudo-Zufallszahl entsprechend eines Algorithmus verschlüsselt, der für die compilierte Version eines in dem Prozeßsteuerungscomputer laufenden Anwendungsprogramms einmalig ist.
 - 23. Sicherheits-Vorfeld-Kommunikationssystem nach einem der Ansprüche 16 bis 22, bei dem ein neuer zeitbegrenzter Kommunikationskontrakt in Intervallen von kürzer als eine Minute etabliert wird.
 - 24. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 23, bei dem die vorbestimmte Zeitperiode kürzer als eine Minute ist.
- **25.** Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 24, bei dem die vorbestimmte Zeitperiode kürzer als 35 Sekunden ist.
 - 26. Sicherheits-Vorfeld-Kommunikationssystem nach einem Ansprüche 16 bis 25, bei dem das Etablieren der zeitbegrenzten Kommunikationskontrakte durch den Vorfeldcomputer (18a; 18b) initiiert wird.
- 27. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 26, bei dem ein Kommunikationskontrakt durch eine Kontraktangebotsmitteilung nur einer Computereinheit (70; 72) angeboten wird, die in einer Sicherheitstabelle (S1) dahingehend identifiziert ist, daß sie eine entsprechende Autorisierung aufweist, wobei die Sicherheitstabelle (S1) in dem Vorfeldcomputer (18a; 18b) gespeichert ist.
- 28. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 27, bei dem die Autorisierung aufgehoben wird, falls die Reaktion der Computereinheit (70; 72) auf die Übertragung des unvorhersagbaren Signals nicht akzeptabel ist oder falls die Computereinheit (70; 72) nicht innerhalb einer jeweiligen Auszeitperiode auf eine vorbestimmte Anzahl aufeinanderfolgender Kontraktangebote reagiert.
- 29. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 27 oder 28, bei dem die Sicherheitstabelle (S1) in dem Vorfeldcomputer (18a; 18b) vermittels Kommunikation von einem separaten Sicherheitsserver (68) auf die Initialisierung des Vorfeldcomputers (18a; 18b) installiert wird.
- 30. Sicherheits-Vorfeld-Kommunikationssystem nach einem der Ansprüche 16 bis 29, bei dem der bestimmte Typ von Signalkommunikation eine Anweisung von der Computereinheit (70; 72) an den Prozeßsteuerungscomputer (12a; 12b) umfaßt, die eine Modifikation wenigstens einer Prozeßsteuerungsvariablen anweist.
 - 31. Sicherheits-Vorfeld-Kommunikationssystem nach Anspruch 30, bei dem der Vorfeldcomputer (18a; 18b) Mittel

umfaßt zum Speichern wenigstens einer Zulässigkeitstabelle (PL, PR) sowie Mittel (270, 274) zum Bestimmen, ob eine derartige Anweisung von der Computereinheit (70; 72) durch den Vorfeldcomputer (18a; 18b) zu dem Prozeßsteuerungscomputer (12a; 12b) übertragen wird, aus einem Vergleich der Prozeßsteuerungsvariablen, deren Änderung ersucht wurde, und eines in der Zulässigkeitstabelle (PL, PR) für die Prozeßsteuerungsvariable enthaltenen Freigabeanzeigers.

- 32. Sicherheits-Vorfeld-Kommunikationssystem nach einem der Ansprüche 16 bis 31, ferner umfassend einen mit dem Computernetz (20) verbundenen Sicherheitsserver (68), wobei der Sicherheitsserver (68) aufweist: Mittel zum Speichern einer Sicherheitstabelle (S1, S2), die diejenigen Computereinheiten an dem Computernetz (20) identifiziert, die Anweisungen an den Prozeßsteuerungscomputer (12a; 12b) senden dürfen, sowie Mittel (204) zum Reagieren auf eine Netzmitteilung (202) von dem Vorfeldcomputer (18a; 18b), die eine Wiedergabe der Sicherheitstabelle (S1; S2) anfordert, durch Übertragen einer Antwort-Netzmitteilung (206), die eine verschlüsselte Transformation einer unvorhersagbaren Komponente umfaßt, die in der anfordernden Netzmitteilung (202) von dem Vorfeldcomputer (18a; 18b) enthalten ist.
- 33. Sicherheits-Vorfeld-Kommunikationssystem nach einem der Ansprüche 16 bis 32, bei dem das Computernetz (20) umfaßt: eine Mehrzahl von Netzsegmenten (PAN-1, PAN-2, PAN-3) und Mittel (62; 64) zum Verhindern der Übertragung einer Netzmitteilung, die eine derartige Variablenmodifikationsinstruktion umfaßt, zu dem Netzsegment (PAN-1; PAN-2), an dem der Vorfeldcomputer (18a; 18b) residiert, von wenigstens einem anderen Netzsegment (PAN-2; PAN-1; PAN-3) des Computernetzes (20).

Revendications

5

10

15

20

30

35

40

45

50

- 25 1. Procédé de réalisation de communications sécurisées entre une pluralité d'ordinateurs sur un réseau (20) sur la base d'une réponse acceptable à la transmission d'un signal non prévisible provenant d'un des dits ordinateurs, caractérisé par les étapes consistant à :
 - a) établir d'un contrat de communication limité dans le temps entre un premier (18a; 18b) et un second (70; 72) ordinateurs sur ledit réseau, ledit contrat de communication limité dans le temps étant établi sur la base d'une réponse acceptable à la transmission d'un signal non prévisible provenant de l'un desdits ordinateurs et étant valide pendant un laps de temps prédéterminé, ledit laps de temps commençant avec l'établissement du contrat ;
 - b) établir un nouveau contrat de communication limité dans le temps entre lesdits premier et second ordinateurs avant que ledit laps de temps prédéterminé n'expire, ledit nouveau contrat de communication limité dans le temps étant établi sur la base d'une réponse acceptable à la transmission d'un nouveau signal non prévisible provenant de l'un desdits ordinateurs et étant valide pour ledit laps de temps prédéterminé, ledit laps de temps commençant avec l'établissement du nouveau contrat;
 - c) répéter l'étape b) aussi longtemps qu'un contrat de communication valide existe ; et
 - d) autoriser un type désigné de communication de signaux entre lesdits premier et second ordinateurs seulement aussi longtemps qu'un contrat de communication valide existe.
 - 2. Procédé selon la revendication 1, dans lequel ladite étape consistant à établir un contrat de communication limité dans le temps comprend les étapes de génération (246) d'un signal non prévisible dans ledit premier ordinateur (18a; 18b), de transmission (248) dudit signal non prévisible au dit second ordinateur (70; 72), de génération (250) d'une modification prévisible dudit signal non prévisible dans ledit second ordinateur (70; 72), de transmission (252) dudit signal non prévisible modifié au dit premier ordinateur (18a; 18b), et de détermination (254; 256) dans ledit premier ordinateur (18a; 18b) du fait que ledit signal non prévisible modifié est acceptable ou non avant de permettre (266) ledit type désigné de communication de signaux entre lesdits premier et second ordinateurs.
 - Procédé selon la revendication 2, dans lequel ledit signal non prévisible modifié est déterminé comme étant acceptable s'il concorde avec une modification attendue dudit signal non prévisible.
 - 4. Procédé selon la revendication 3, dans lequel ledit signal non prévisible est un nombre pseudo-aléatoire.
 - Procédé selon la revendication 4, dans lequel ladite modification prévisible dudit signal non prévisible est une forme cryptée dudit nombre pseudo-aléatoire.

- Procédé selon la revendication 3 ou 4, dans lequel ledit nombre pseudo-aléatoire a une longueur numérique d'au moins 32 bits.
- 7. Procédé selon l'une des revendications 4 à 6, dans lequel ledit nombre pseudo-aléatoire est crypté par ledit second ordinateur (70; 72) selon un algorithme qui est spécifique à la version compilée du programme d'application fonctionnant dans ledit premier ordinateur (18a; 18b).
- 8. Procédé selon l'une des revendications précédentes, dans lequel ledit type désigné de communication de signal comprend une instruction provenant dudit second ordinateur (70 ; 72) au dit premier ordinateur (18a ; 18b) qui commande une modification d'au moins une variable de contrôle de processus.
- 9. Procédé selon l'une des revendications précédentes, dans lequel un nouveau contrat de communication limité dans le temps est établi à des intervalles de moins d'une minute.
- 15 10. Procédé selon la revendication 9, dans lequel ledit laps de temps prédéterminé est inférieur à une minute.

5

10

25

30

40

45

50

- 11. Procédé selon la revendication 10, dans lequel ledit laps de temps prédéterminé est inférieur à 30 secondes.
- 12. Procédé selon l'une des revendications précédentes, dans lequel l'établissement desdits contrats de communication est démarré par ledit premier ordinateur (18a; 18b).
 - 13. Procédé selon la revendication 12, dans lequel un contrat de communication est proposé par un message d'offre de contrat seulement à un second ordinateur (70; 72) qui est identifié dans une table de sécurité (S1) comme ayant l'autorisation correspondante, ladite table de sécurité (S1) étant stockée dans ledit premier ordinateur (18a; 18b).
 - 14. Procédé selon la revendication 13, dans lequel l'autorisation est désactivée, si la réponse dudit second ordinateur (70; 72) à la transmission dudit signal non prévisible n'est pas acceptable ou si ledit second ordinateur (70; 72) ne répond pas à un nombre prédéterminé d'offres de contrat successives dans un délai correspondant.
 - 15. Procédé selon la revendication 13 ou 14, dans lequel ladite table de (S1) est installée dans ledit premier ordinateur (18a; 18b) via une communication à partir d'un serveur de sécurité (68) séparé lors de l'initialisation dudit premier ordinateur (18a; 18b).
- 16. Système de communication frontal sécurisé pour au moins un ordinateur de contrôle de processus (12a; 12b) qui contrôle le déroulement d'un processus physique, comprenant un réseau informatique (20) pour permettre la communication entre une pluralité d'ordinateurs, et au moins une entité informatique (70; 72) reliée au dit réseau informatique, caractérisé par :
 - au moins un ordinateur frontal (18a; 18b) connecté entre ledit ordinateur de contrôle de processus (12a; 12b) et ledit réseau informatique (20), ledit ordinateur frontal (18a; 18b) ayant des moyens pour :
 - a) établir un contrat de communication limité dans le temps avec ladite entité informatique (70; 72), ledit contrat de communication limité dans le temps étant établi sur la base d'une réponse acceptable à la transmission d'un signal non prévisible depuis ledit ordinateur frontal (18a; 18b) à ladite entité informatique (70; 72) et étant valide pendant un laps de temps prédéterminé, ledit laps de temps commençant avec l'établissement du contrat;
 - b) établir un nouveau contrat de communication limité dans le temps avec ladite entité informatique (70; 72) avant que ledit laps de temps prédéterminé n'expire, ledit nouveau contrat de communication limité dans le temps étant établi sur la base d'une réponse acceptable à la transmission d'un nouveau signal non prévisible depuis ledit ordinateur frontal (18a; 18b) à ladite entité informatique (70; 72) et étant valide pendant ledit laps de temps prédéterminé, ledit laps de temps commençant avec l'établissement du nouveau contrat;
 - c) répéter l'étape b) aussi longtemps qu'un contrat de communication valide existe ; et
 - d) autoriser un type désigné de communication de signaux entre ladite entité informatique (70 ; 72) et ledit ordinateur de contrôle (12a ; 12b) via ledit ordinateur frontal (18a ; 18b) seulement aussi longtemps qu'un contrat de communication valide existe.
 - 17. Système de communication frontal sécurisé selon la revendication 16, dans lequel ladite entité informatique (70;
 72) comprend un moyen (250) pour générer une modification attendue dudit signal non prévisible, et ledit moyen

d'établissement dans ledit ordinateur frontal (18a ; 18b) comprend des moyens (254 ; 262) pour déterminer si le signal non prévisible modifié reçu de ladite entité informatique (70 ; 72) est acceptable.

18. Système de communication frontal sécurisé selon la revendication 17, dans lequel ledit moyen d'établissement détermine que ledit signal non prévisible modifié est acceptable s'il concorde avec une modification attendue dudit signal non prévisible.

5

10

20

35

40

45

50

- 19. Système de communication frontal sécurisé selon la revendication 18, dans lequel ledit signal non prévisible est un nombre pseudo-aléatoire.
- 20. Système de communication frontal sécurisé selon la revendication 19, dans lequel ladite modification attendue dudit signal non prévisible est une forme cryptée dudit nombre pseudo-aléatoire.
- 21. Système de communication frontal sécurisé selon la revendication 19 ou 20, dans lequel ledit nombre pseudoaléatoire a une longueur numérique d'au moins 32 bits.
 - 22. Système selon l'une des revendications 19 à 21, dans lequel ladite entité informatique (70 ; 72) crypte ledit nombre pseudo-aléatoire selon un algorithme qui est spécifique à la version compilée du programme d'application fonctionnant dans ledit ordinateur de contrôle de processus.
 - 23. Système de communication frontal sécurisé selon l'une des revendications 16 à 22, dans lequel un nouveau contrat de communication limité dans le temps est établi à des intervalles de moins d'une minute.
- 24. Système de communication frontal sécurisé selon la revendication 23, dans lequel ledit laps de temps prédéterminé est inférieur à une minute.
 - 25. Système de communication frontal sécurisé selon la revendication 24, dans lequel ledit laps de temps prédéterminé est inférieur à 30 secondes.
- 26. Système de communication frontal sécurisé selon l'une des revendications 16 à 25, dans lequel l'établissement desdits contrats de communication limités dans le temps est démarré par ledit ordinateur frontal (18a; 18b).
 - 27. Système de communication frontal sécurisé selon la revendication 26, dans lequel un contrat de communication est proposé par un message d'offre de contrat seulement à une entité informatique (70; 72) qui est identifiée dans une table de sécurité (S1) comme ayant l'autorisation correspondante, ladite table de sécurité (S1) étant stockée dans ledit ordinateur frontal (18a; 18b).
 - 28. Système de communication frontal sécurisé selon la revendication 27, dans lequel l'autorisation est désactivée si la réponse de ladite entité informatique (70; 72) à la transmission dudit signal non prévisible n'est pas acceptable ou si ladite entité informatique (70; 72) ne répond pas à un nombre prédéterminé d'offres de contrat successives dans un délai correspondant.
 - 29. Système de communication frontal sécurisé selon la revendication 27 ou 28, dans lequel ladite table de sécurité (S1) est installée dans ledit ordinateur frontal (18a; 18b) via une communication à partir d'un serveur de sécurité (68) séparées lors de l'initialisation dudit ordinateur frontal (18a; 18b).
 - 30. Système de communication frontal sécurisé selon l'une des revendications 16 à 29, dans lequel ledit type désigné de communication de signaux comprend une instruction depuis ladite entité informatique (70; 72) au dit ordinateur de contrôle de processus (12a; 12b) qui commande une modification d'au moins une variable de contrôle de processus.
 - 31. Système de communication frontal sécurisé selon la revendication 30, dans lequel ledit ordinateur frontal (18a; 18b) comprend un moyen pour stocker au moins une table de permissions (PG,PD), et des moyens (270; 274) pour déterminer si une telle instruction provenant de ladite entité informatique (70; 72) sera transmise par ledit ordinateur frontal (18a; 18b) au dit ordinateur de contrôle de processus (12a; 12b) grâce à la comparaison de la variable de contrôle de processus que l'on cherche à modifier et d'un indicateur d'autorisation contenu dans ladite table de permissions (PG,PD) pour ladite variable de contrôle de processus.

32. Système de communication frontal sécurisé selon l'une des revendications 16 à 31, comprenant en outre un serveur de sécurité (68) relié au dit réseau informatique (20), ledit serveur de sécurité (68) ayant un moyen pour stocker la table de sécurité (S1; S2) qui identifie les entités informatiques sur ledit réseau informatique (20) qui sont autorisées à envoyer des commandes au dit ordinateur de contrôle de processus (12a; 12b), et un moyen (204) pour répondre à un message réseau (202) provenant dudit ordinateur frontal (18a ; 18b) qui demande une copie de ladite table de sécurité (S1 ; S2) en transmettant un message réseau de réponse (206) qui comprend une transformation cryptée d'un composant non prévisible contenu dans ledit message réseau de demande (202) provenant dudit ordinateur frontal (18a; 18b).

5

15

20

25

30

35


40


45

50

55


33. Système de communication frontal sécurisé selon l'une des revendications 16 à 32, dans lequel ledit réseau in-10 formatique (20) comprend une pluralité de segments de réseau (RU-1; RU-2; RU-3), et des moyens (62; 64) pour empêcher la transmission d'un message réseau qui comprend une telle instruction de modification de variable au segment de réseau (RU-1; RU-2) sur lequel ledit ordinateur frontal (18a; 18b) se trouve, à partir d'au moins un autre segment du réseau (RU-1; RU-2; RU-3) dudit réseau informatique (20).








Data Table In Correlate Buffer "CL"


Pre-Link Input Data (Second 1)
Post-Arbitrated Input Data And Derivative Attributes (Second 1)
Output Values (Second 1)
Other Variables (Second 1)









































THIS PAGE BLAMM (1950)